Electrical transport quantum effects in the In\textsubscript{0.53}Ga\textsubscript{0.47}As/In\textsubscript{0.52}Al\textsubscript{0.48}As heterostructure on silicon

A. Georgakilas\textsuperscript{a) and A. Christou
University of Maryland, CALCE Electronic Packaging Research Center, College Park, Maryland 20742

K. Zekentes
Foundation for Research and Technology-Hellas (FORTH), IESL, MRG, P. O. Box 1527, 711 10 Heraklion-Crete, Greece

J. M. Mercy and L. K. Konczewicz
University of Montpellier, CC074. Place E. Bataillon, 34095 Montpellier, France

A. Vila and A. Cornet
Universitat de Barcelona, Departamento Fisica Applicada i Electronica, LCMM, 645 Diagonal Avenida, 08028 Barcelona, Spain

(Received 28 October 1992; accepted for publication 12 April 1994)

Electrical transport in a modulation doped heterostructure of In\textsubscript{0.53}Ga\textsubscript{0.47}As/In\textsubscript{0.52}Al\textsubscript{0.48}As grown on Si by molecular beam epitaxy has been measured. Quantum Hall effect and Subnikov–De Haas oscillations were observed indicating the two-dimensional character of electron transport. A mobility of 20 000 cm\textsuperscript{2}/V s was measured at 6 K for an electron sheet concentration of 1.7×10\textsuperscript{12} cm\textsuperscript{-2}. Transmission electron microscopy observations indicated a significant surface roughness and high defect density of the InGaAs/InAlAs layers to be present due to the growth on silicon. In addition, fine-scale composition modulation present in the In\textsubscript{0.53}Ga\textsubscript{0.47}As/In\textsubscript{0.52}Al\textsubscript{0.48}As may further limit transport properties.

The large lattice mismatch heteroepitaxial growth of ternary alloys In\textsubscript{1-x}Ga\textsubscript{x}As and In\textsubscript{1-x}Al\textsubscript{x}As on Si substrates\textsuperscript{1-6} presents both a challenge for molecular-beam epitaxy (MBE) growth and for the successful development of high speed electronic devices\textsuperscript{7} and optoelectronic integrated circuits (OEICs)\textsuperscript{8} on Si. The effect of large lattice mismatch, present in InGaAs/InAlAs-on-Si, on optimized crystalline quality and lateral electrical transport must be further investigated in order to achieve device quality structures. Successful utilization of lattice mismatch structures requires a complete understanding of the effects of crystal defects on transport properties.

In this work, we present the first low temperature electrical transport measurements in In\textsubscript{0.53}Ga\textsubscript{0.47}As/In\textsubscript{0.52}Al\textsubscript{0.48}As heterostructures grown on Si. The two-dimensional transport character has been identified by the observation of quantum Hall effect and Subnikov–De Haas oscillations. The sheet carrier concentration was determined independently from the above two effects and compared to the concentration determined by low magnetic field Hall effect measurements and conclusions for the subband quantum well population were drawn. Electron microscopy observations showed a significant surface roughness and defect density in the InAlAs/InGaAs epilayers, which, however, appear to not affect the two dimensional electron gas (2DEG) characteristic of the transport but may affect the possibility for achieving very high mobilities.

The MBE technique was used for the growth of InAlAs/InGaAs on Si(001) misoriented by 4° toward [110]. The Si substrate chemical cleaning and oxide desorption procedures have been reported elsewhere.\textsuperscript{4,9} A layer of 0.1 µm thick GaAs was first deposited on Si by a two step growth process,\textsuperscript{9} followed by a 0.1 µm of AlAs, grown at a temperature (T\textsubscript{G}) of 680 °C, providing an effective annealing treatment for the GaAs/Si interfacial region. A layer of 0.6 µm In\textsubscript{1-x}Al\textsubscript{x}As with continuous composition grading from y = 0 to y = 0.52 was subsequently deposited, while T\textsubscript{G} was also varied linearly from 525 to 480 °C. The growth temperature was kept constant at T\textsubscript{G} = 480 °C for the growth of the remaining layers of the high-electron mobility transistor (HEMT) structure: 1.4 µm In\textsubscript{0.52}Al\textsubscript{0.48}As buffer layer, 15 nm In\textsubscript{0.53}Ga\textsubscript{0.47}As channel, 4 nm In\textsubscript{0.52}Al\textsubscript{0.48}As spacer, 20 nm Si doped at 3×10\textsuperscript{18} cm\textsuperscript{-3} In\textsubscript{0.53}Al\textsubscript{0.47}As donor layer, 10 nm In\textsubscript{0.52}Al\textsubscript{0.48}As spacer and 10 nm Si doped at 3×10\textsuperscript{18} cm\textsuperscript{-3} In\textsubscript{0.53}Ga\textsubscript{0.47}As contact layer.

The individual Van de Pauw patterns with ohmic contacts made by AuGe/Ni metallization and alloying at 330 °C were prepared using standard optical lithography techniques. Hall effect and transverse magnetoresistivity measurements were carried out at 6 K under various magnetic fields up to 12 T, by using the standard dc method to measure Hall voltage (V\textsubscript{H}) and transverse magnetoresistivity. Transmission electron microscopy (TEM) of \{110\} cross-sectional specimens was used to assess the crystalline quality and the surface morphology of the layers.

The dependence of transverse magnetoresistivity (ρ\textsubscript{xy}) and Hall voltage (V\textsubscript{H}) on the magnetic field (B) was determined in order to initially determine the two-dimensional electron gas (2DEG) character of the electron transport at the InGaAs/InAlAs interface. Subnikov–De Haas oscillations (SDHO) are clearly shown in Fig. 1(a), from which the sheet carrier concentration (N\textsubsuperscript{s}) can be calculated according to the

\textsuperscript{4) Present address: FORTH, IESL, MRG, P. O. Box 1527, 711 10 Heraklion-Crete, Greece.
FIG. 1. Electrical transport measurements at 6 K for the InGaAs/InAlAs heterostructure on Si. (a) Transverse magnetoresistivity ($\rho_{xx}$) and (b) Hall voltage plotted versus the magnetic field.

The simple formula $N_s = 2e/h[A/(1/B)]^{-1}$, where $e$ is the electron charge, $h$ the Planck constant and $A/(1/B)$ the periodicity of oscillations. The $N_s$ value calculated from the SDHO was determined to be $1.4 \times 10^{12}$ cm$^{-2}$.

The dependence of the Hall voltage ($V_H$) on magnetic field ($B$) at low magnetic fields was determined to be linear as shown in Fig. 1(b), while the quantum Hall effect plateaus were observed at the stronger magnetic fields. The $N_s$ value was determined from both the classic Hall effect [$linear V_H(B)$] and the quantum Hall effect regions, using the relationship $N_s = 2ueB/h$, where $u$ is the filling factor (number of electron occupied Landau levels) resulting in a value of $N_s = 1.4 \times 10^{12}$ cm$^{-2}$. This value compares favorably on a value of $N_s = 1.7 \times 10^{12}$ cm$^{-2}$ determined from the classic Hall effect.

Comparing the $N_s$ values determined from different effects it is concluded that the values determined from either the SDHO or the quantum Hall effect (QHE) are in perfect agreement ($N_s = 1.4 \times 10^{12}$ cm$^{-2}$). Although a higher $N_s$ concentration ($N_s = 1.7 \times 10^{12}$ cm$^{-2}$) was determined from the classic Hall effect measurements at low magnetic fields [Fig. 1(b)], this difference may be attributed to a parallel conduction in the bulk material, in the InAlAs doped region, or at the Si/GaAs interface. We would suggest the latter to be the proper explanation since a similar sample grown immediately after, for comparison purpose, on InP substrate does not exhibit any discrepancy between low magnetic field determination of carrier concentration and the quantum effect determination. In this case the only carriers involved are the ones from the well at the InAlAs/GaAs interface.

The Hall mobility of the 2DEG was calculated to be 20 000 cm$^2$/V s at 6 K. Such a mobility value is close to that reported for lattice matched layers on InP, and to a first approximation is determined from the width of the channel and spacer layer. The growth on silicon substrates appears to present a second order limitation which would only affect transport properties once the channel and spacer layer have been optimized.

The overall crystal structure of the InGaAs/InAlAs-on-Si sample is shown in the cross-sectional TEM micrograph of Fig. 2. A high density of threading dislocations and stacking faults appears through the entire overlayer. The defect density is much higher in the first 0.6 µm of the graded composition In$_{0.52}$Al$_{0.48}$As buffer layer, indicating the effectiveness of the composition grading in reducing the propagation of threading dislocations. A significant roughness of approximately 50 nm was observed as shown in Fig. 2, indicating that growth on the silicon followed a three-dimensional (3D) growth mechanism. The 3D growth would limit device transport properties. Therefore, although good electrical transport characteristics have been obtained for the InGaAs/InAlAs heterostructure the crystalline quality of the material limits its further utilization for devices.

Although crystal defects in InAlAs are present for non-optimized growth, the origin of the defects in the present investigation are clearly related to the growth on the silicon substrate. Figure 3 shows at a higher magnification the first epilayers on Si indicating a nonplanar appearing GaAs/AlAs interface and stacking faults initiating at the GaAs layer and propagating through the overlayers. A deviation from optimized growth conditions at the first stages of heteroepitaxial growth has influenced the overall structural quality. A significant crystal improvement is possible by first achieving an absolutely smooth GaAs-on-Si surface before the growth of a composition graded In$_{0.52}$Al$_{0.48}$As buffer layer. The gradual strain relaxation will suppress the generation of crystal defects due to the disturbed growth of highly strained layers, while it may also inhibit the propagation of any threading dislocations.

A fine-scale contrast modulation attributed to alloy composition modulation was also observed in the In$_{0.52}$Al$_{0.48}$As...
FIG. 3. Higher magnification bright-field (110) cross-sectional TEM micrograph showing the first epilayers on Si. Some stacking faults appear to start from the GaAs layer, and a fine-scale (~8 nm) quasiperiodic contrast modulation is shown in In$_{0.52}$Al$_{0.48}$As (see M).

layers (see M in Fig. 3), which may further limit transport properties. However, buffer layers of In$_{0.52}$Al$_{0.48}$As may be superior than buffer layers of In$_{0.53}$Ga$_{0.47}$As for heteroepitaxy on Si if the coarse-scale alloy composition modulation can be prevented. Such compositional modulations (coarse scale) were found to detrimentally affect device characteristics for In$_{0.53}$Ga$_{0.47}$As-on-Si. The good transport properties of the 2DEG indicate that a coarse-scale composition modulation is probably not formed in the heteroepitaxial In$_{0.52}$Al$_{0.48}$As layers. However, this issue needs to be clarified more by a systematic experimental approach consisting of planar view TEM observations on MBE In$_{0.52}$Al$_{0.48}$As-on-Si samples grown under various conditions.

In conclusion, we have presented low temperature transport measurements showing quantum Hall effect and Subnikov-De Haas oscillations for the 2DEG of an In$_{0.53}$Ga$_{0.47}$As/In$_{0.52}$Al$_{0.48}$As HEMT heterostructure grown on the high lattice mismatched Si. The transport properties characteristic of the InGaAs/InAlAs interface were measured, in spite of the presence of the high defect density in the layers. In addition, optimized In$_{0.52}$Al$_{0.48}$As buffers may be grown on Si without developing the coarse-scale composition modulations found in In$_{0.53}$Ga$_{0.47}$As-on-Si.

A. Georgakilas acknowledges support by the Foundation for Research and Technology-Hellas (FORTH). The collaboration between FORTH and the University of Montpellier has been supported by the Franco-Hellenic cooperation program Pythagore. The authors also wish to thank K. Michelakis for making the Hall contact metallization.