A Reusable Smart Interface for Gas Sensor Resistance Measurement

José Luis Merino, Sebastián A. Bota, Member, IEEE, Raimon Casanova, Angel Diéguez, Carles Cané, and Josep Samitier, Member, IEEE

Abstract—The advances of the semiconductor industry enable microelectromechanical systems sensors, signal conditioning logic and network access to be integrated into a smart sensor node. In this framework, a mixed-mode interface circuit for monolithically integrated gas sensor arrays was developed with high-level design techniques. This interface system includes analog electronics for inspection of up to four sensor arrays and digital logic for smart control and data communication. Although different design methodologies were used in the conception of the complete circuit, high-level synthesis tools and methodologies were crucial in speeding up the whole design cycle, enhancing reusability for future applications and producing a flexible and robust component.

Index Terms—Circuit synthesis, gas detector, mixed analog-digital integrated circuit.

I. INTRODUCTION

MONOLITHIC integrated gas sensors are mainly known through their use in environmental control, home security and because they are the main component in the development of the well-known electronic noses. These, through trying to mimic the human olfactory system by using an array of chemical sensors and the appropriate circuitry [1], have opened up multiple applications in the food industry, environmental monitoring, medicine, etc.

Gas sensors are one important application of CMOS-compatible microelectromechanical systems (MEMS) technology. Their response consists of a variation in the resistivity of the active material that depends on the mixture of gases present in the environment and on many other factors, especially the structural properties of the sensing film and the temperature of operation [2], [3]. They often need high temperatures to activate the sensing mechanism. Thermally isolated microhotplate structures are commonly used to achieve high temperature with the lowest possible power consumption [4].

Although meeting the minimum requirements in many instances, current gas sensor technology suffers from a number of limitations, in particular poor selectivity and low stability over long periods. Improvement of stability requires fundamental research into material elaboration and characterization [5], [6]. Selectivity, however, can be improved by use of several sensors (an array of sensors) as an entire sensing unit.

With instrumentation electronics, the raw sensor signal can be transformed into a standardized representation. The combination of a sensor or actuator element with local electronics is known as a smart sensor. A smart sensor also checks and calibrates the signal, and transmits the result to its users via a communication protocol. In this framework, a smart gas sensor can be regarded as an electronic control unit (ECU) that is usually embedded in a larger system (for instance, a car, an airplane, an in-house fire detection system, etc.). This approach reduces the complexity of the system.

ECUs often have very tight cost margins, and at the same time there are demanding requirements on their performance, reliability and reusability [7]. These factors make top-down design methodologies, starting from high levels of abstraction that allow the application of high-level synthesis tools, very attractive [8].

In this paper, we present the development of an interface circuit for gas sensor resistance measurement. The paper is organized as follows: after the introduction in Section I, gas sensor structure is described in Section II. The interface circuit of the gas sensor system is proposed in Section III. In Section IV a detailed overview of digital design methodology with emphasis on the role of high-level synthesis tools is given. Section V explains relevant results. Finally, the conclusion is given in Section V.

II. GAS SENSOR STRUCTURE

Adsorption of gas species onto the surface of the sensing layer changes substantially its electrical resistance. In the case of semiconductor gas sensors, the usual range of working temperature for activating the sensing mechanism is between 200°C and 500°C [4]. These temperatures are usually reached by placing the sensing layers on a microhotplate manufactured with CMOS-compatible micromachining technology and distributing a resistance-based heater element around the sensors. By this procedure the central part of the sensor array, which is working at high temperatures, is isolated from the silicon bulk. To keep the microhotplate temperature stable, an efficient heater control scheme is also needed [9].

Gas sensors often respond to a wide range of gas species and are therefore only partially selective. To enhance gas selectivity,
multi-sensor structures with different active materials in each sensing resistance can be produced. Each active material has a different nominal resistance that has a specific resistance behavior in gas presence.

Large microhotplates are needed for proper placement and routing of the sensing devices. Their enhanced structure robustness is assured by use of a micromachined glass structure (Fig. 1) described elsewhere [10].

It is desirable to combine an array of gas sensors with integrated electronics to achieve different response signatures for different gases [11]. This requires an efficient interface circuit to select each channel, measure responses and send out the result in standard format.

III. SMART SENSOR ELECTRONICS

In this section, an interface circuit for sensor selection and resistance measurement is described. Although the complete interface design has both analog and digital circuitry, the first step is to fix the sensor readout method.

The nominal resistance of the sensing layers, measured in air at the adequate working temperature \( R_{\text{air}} \), depends on the geometric parameters and resistivity of the sensing layer. This value can range from a few k\( \Omega \) to several M\( \Omega \) [4]. When the layer is exposed to different gases, its resistance \( R_{\text{gas}} \) varies with gas concentration in air.

For instance, the nominal resistance of a WO\(_3\) gas sensor can rise from 1 M\( \Omega \) in air to 200 M\( \Omega \) in air with 2 ppm of NO\(_2\) [12]. SnO\(_2\) films are usually used to detect CO: their resistance can move from a few k\( \Omega \) in air to 200 k\( \Omega \) when high levels of CO are present [13] (these reported values are of practical interest in environmental monitoring and exhaust ambience applications).

This means that, if an interface circuit is to be reused, it must be able to work under a wide range of nominal resistances (from a few k\( \Omega \) to several M\( \Omega \)) and support relative resistance variations \( R_{\text{gas}}/R_{\text{air}} \) as high as 200 [12]. Accomplishing this huge measuring range is the main challenge in this block design process.

The various solutions in the literature usually work with fixed sensing materials that have known nominal resistances. Najafi et al. [14] use a current source to measure the voltage drop at the resistor. This solution is not useful for us, because for resistances of several M\( \Omega \), the injected current must be in the range of pA, a level that cannot be controlled with standard CMOS technology. Another solution based on a logarithmic converter is given by Barrettino et al. [15]. The range achieved with their system runs from a few k\( \Omega \) to 100 k\( \Omega \), which again is too low. A more versatile system for measuring resistors between 5 k\( \Omega \) and 100 M\( \Omega \) is proposed by Ruedi et al. [16]. The measuring method is based on biasing the sensor at a constant voltage. The current provided by the biasing block is connected to an integrator. The measurement of the integrating time is proportional to the resistance and inversely proportional to the integrator capacitance. To select the resistor measuring range, adequate capacitors must be used.

The use of an oscillator-based interface is another interesting alternative [17]. The measurement signal, i.e., the period, is still essentially analog and related with the voltage across the sensor that causes a current to flow. This current charges the external capacitor, which converts the current back to a voltage. There are many advantages to this solution as follows:

1) There are few components, and so the design effort is lower than in the integrator-based circuit;
2) The influence of process variations is minimized;
3) Its operation is easier to control;
4) Output measurement is time-based.

Therefore, there is no need for analog-to-digital converters (ADCs) or other analog components. The oscillator is formed by an \( RC \) stage that includes the sensing resistor and an external reference capacitor and an odd number of integrated inverting stages.

A flexible digital block to process the oscillator output and convert the sensor resistance to digital format was designed in parallel. The resulting smart system transfers information to an external controller node using a standard communication protocol. The whole architecture is illustrated in Fig. 2.

A. \( RC \) Oscillator

As shown in Fig. 3, the core of the implemented readout circuit consists of a ring-oscillator formed by a chain of three inverter stages and a first-order delay stage made by the sensing resistor and an external capacitor \( C \). By an adequate selection of the reference capacitor, we make the delay at the \( RC \) stage larger than the intrinsic delay of the inverting stages. Thus, we obtain an oscillator period with a dominant contribution from the \( RC \) stage, which is dependent on gas concentration.
The inverter stages act as voltage threshold comparators which change the charge/discharge cycle into a time-based measurement. To reduce the delay dependence on the timing performance of CMOS inverters, we placed a Schmidt trigger after the $RC$ stage. The four different resistors of the sensor array can be measured by choosing the value of the control inputs of a switch-based multiplexer. The resistances of these switches are generally three orders of magnitude less than the resistances of the sensing films and thus can be ignored. The advantage of this scheme is that only one ring-oscillator and an external capacitor are needed to measure the resistance changes of all the elements of the array. This block was laid out manually to optimize device matching and performance and to ensure low on-resistance in the switching transistors.

From post-layout simulations we found that the inverting stages introduce a delay of 250 ns. In order to overlook this contribution, the value of the capacitance was chosen to select a period range greater than 10 ms. Fig. 4 shows the output waveform for two different resistances (20 and 100 kΩ) for an external capacitor of 300 pF.

### B. Digital Interface

The above results demonstrate that it is possible to interrogate a resistive sensor using an oscillator-based interface. The task now is to exploit the fully digital nature of the oscillator approach and design a cost-effective system for period measurement.

The functions of the digital section are: 1) to convert the oscillator output period into an eight-bit digital format; 2) to transmit the resulting digital word; and 3) to receive control and configuration information through Serial Protocol Interface (SPI), a standard communication protocol. Sensor readout and analog-to-digital conversion works as follows:

a) The protocol is used to define which sensing resistor will be read.

b) The oscillator, properly configured with the desired sensing resistor, is connected to the enabling input of a digital counter. A second counter records the number of successive clock cycles during $N$ periods of the oscillator.

c) The resulting eight-bit output value is passed to a buffer that can be read by the SPI unit. To obtain accuracy to under 1% in the resistance value, the number of periods $N$, of the monitoring window is determined by the external processor (and programmed via SPI).

The system has been partitioned in four blocks:

1) Oscillator interface: This digital block is dedicated to processing the analog $RC$ oscillator output signal. It captures the period of the oscillator in order to compute the sensing resistance. It is also used to switch to the target sensing resistance.

2) SPI: This block performs a serial peripheral interface (SPI) communication between the system and an external component. The SPI is essentially a three-wire serial bus for 8- or 16-bit data transfer applications. The three wires carry information between devices connected to the bus. In this application it runs in slave mode, but the design can be reused to run as a master.

3) Internal Controller: This block provides local control signals to the other blocks.

4) Configuration Registers: This is the memory used to store the SPI data and other signals relating to the sensor readout algorithm. Although in the version of the circuit shown, this block was implemented using D-type flip-flops (from the available standard-cell library), it is considered a RAM block in order to allow future upgrades.
C. Design Methodology

The digital block was designed using a top-down methodology starting from a high-level circuit description. This design strategy was chosen to enable the performances obtained with a given architecture to be evaluated, different solutions to be compared, and block reuse in future designs to be posed as a real possibility.

In addition, use of hardware description languages for design definition increases design flexibility, and the resulting system can be easily upgraded, for instance by adding new control or communication features.

This high-level design methodology can be seen as a set of successive refinement steps from a level of abstraction as high as possible to the details needed for the final implementation [18]. An overview of the design process for this specific system is now described.

First of all, the digital system was partitioned in four blocks. These blocks were designed at a behavioral level with Signal Processing Workbench of Cadence (SPW).

Once all functions were implemented at functional level, a behavioral simulator ensured that the whole system fulfills the desired specifications. At this point, the decision to implement the circuit in an ASIC was taken. (This circuit will be composed by digital standard-cells, full-custom analog blocks and analog library blocks). An RTL-level description of the system functions was designed and simulated using SPW.

Then, a Verilog RTL description of the digital system was extracted from SPW. A structural Verilog description at logic level was obtained using Synopsys. This description consists of a set of standard cells of the selected target technology.

The process concludes with the physical design: 1) The layout of the digital block of standard cells is obtained with automatic place-and-route tools of Cadence Cell Ensemble and 2) the resulting block is connected to the analog circuitry with a full-custom layout editor.

To sum up, a high-level design method was used to implement monolithically the smart sensor. A functional version of the design was simulated and validated at a high level of abstraction, and then a process involving various synthesis tools was followed to obtain the final implementation automatically. In this way, the digital part of the proposed system can be easily retargeted to an FPGA or executed by a microcontroller or a DSP.

IV. EXPERIMENTAL RESULTS

The final device, including the interface circuit and the heater controller to maintain the temperature of the sensing compound stable, was implemented using a 0.8-μm CMOS process of Austriamicrosystem. This technology incorporates the possibility of using bipolar and high-voltage devices. The circuit photograph is shown in Fig. 5. The circuit, in a JLCC68 package, occupies an area of 9.89 square millimeters and has 53 I/O pins.

The standard-cell digital block was successfully tested using a logic analyzer and a pattern generator. The voltage measured across the sensing resistor terminal is shown in Fig. 6. When the voltage across the sensing resistor achieves the threshold of the Schmitt trigger, a logic transition in the trigger occurs.

The oscillation period lasts for the delay of all the inverting stages plus the RC delay. As is seen in Fig. 7, the delay related to the inverter stages is 250 ns. Fig. 8 gives the oscillation period vs. resistance for an external capacitor of 330 pF and a resistance range of 10 kΩ–1.5 MΩ. An external capacitor of 3.3 pF is required to work in the range between 1 and 200 kΩ with a resolution lower than 1%.

V. CONCLUSION

We have discussed design methodologies and issues involving the conception of a smart gas-sensing system. In consequence, a specific mixed-mode integrated circuit containing the analog front-end electronics for measure of gas sensor arrays was developed.

Design partition led to well-specified individual blocks that can be easily reusable in future variations of sensing material composition or under different measurement scenarios. After consideration of alternatives for the measurement of sensing...
Fig. 7. Measurement of the delay related with an internal inverting stage. (ο) Inverter input voltage, (Δ) output voltage. \( t_{\text{delay}} = 200 \text{ ns} \).

Fig. 8. Oscillator period vs. sensor resistance. Dots correspond to experimental result obtained with an external capacitor of 330 pF. The dashed line represents a linear fitting: \( P = 6.49 \cdot 10^{-10} R + 6.92 \cdot 10^{-6} \).

Some references:


José Luis Merino was born in Mallorca, Spain, in 1976. He received the degree in electronics engineering and the Ph.D. degree in microelectronics from the University of Barcelona, Barcelona, Spain, in 1999 and 2003, respectively.

Since 1999, he has been working on mixed-signal IC design at the Laboratory of Electronic Systems of Instrumentation and Communications, University of Barcelona.
Sebastián A. Bota (M’03) received the degree in physics and the Ph.D. degree in microelectronics from the University of Barcelona, Barcelona, Spain, in June 1987 and June 1992, respectively. From 1988 to 2002, he was with the Department of Electronics, University of Barcelona, where he was appointed Associate Professor of electrical engineering in 1995. In 2002, he joined the Balearic Islands University, Spain, as an Associate Professor. His current research and projects developed concern the design and implementation of mixed-mode circuits using CMOS technologies.

Raimon Casanova was born in Barcelona, Spain, in 1976. He received degrees in physics and electronics engineering, from the University of Barcelona, in 2001 and 2002, respectively, where he is currently working toward the Ph.D. degree. His research interests are in the area of low-power CMOS mixed-signal circuit design.

Angel Diéguez received the B.Sc. degree in physics and the Ph.D. degree from the University of Barcelona, Barcelona, Spain, in 1992 and 1998, respectively. Since 1992, he has been a permanent Researcher at the University of Barcelona. He is currently working in the fields of sensors and microsystems and their compatibility with standard CMOS technologies.

Carles Cané received the B.Sc. degree in telecommunication engineering and the Ph.D. degree from the Universitat Politècnica de Catalunya, Barcelona, Spain, in 1986 and 1989, respectively. Since 1990, he has been a permanent Researcher at the National Microelectronics Center (CNM), Barcelona. He is currently working in the fields of sensors and microsystems and their compatibility with standard CMOS technologies.

Josep Samitier (M’95) received the Ph.D. degree from the University of Barcelona, Barcelona, Spain, in 1986. He is currently a Full Professor of electronic instrumentation with the Electronic Department, University of Barcelona, and Director of the Instrumentation and Communication Systems (SIC) Research Group since February 1995. In March 2001, he became the Director of the Electronic Department and Deputy Head of the Scientific and Technological Park, University of Barcelona. From 1977 to 1982, he studied physics at the University of Barcelona. From 1983 to 1984, he was a Research Fellow in the Applied Physics Department, University of Barcelona, in the field of GaAs MESFET devices and electrooptical characterization of III–V semiconductors. From February 1984 to June 1985, he was a Visiting Research Fellow at the Laboratoire d’Electronique Philips (LEP), Paris, France. In 1988, he became an Assistant Professor of electronics at the same university, involved in the development of microsystems devices and electronics. He has also been a Consultant for automotive industries in the field of sensors and distributed instrumentation and control systems development. Over the last ten years, he has participated in several European projects concerning integrated microsystems based on silicon technology. His current research and developed projects concern the design, modeling, and test of microsystems, and the design of interface circuits for signal conditioning of sensors and actuators.