



UNIVERSITAT DE BARCELONA



**Projecte fi de carrera  
ENGINYERIA EN ELECTRÒNICA**

**Facultat de Física**

---

**RADIATION TOLERANT AND  
CONTROLABLE POWER SUPPLY DESIGN  
AND IMPLEMENTATION FOR THE VFE OF  
SPD AT LHCB DETECTOR**

---

Barcelona, Setembre 2005

Autor:           Albert Comerma Montells  
Director:        Atilà Herms i Berenguer

Realitzat a: Departament d'E.C.M. UB

## PROJECTE FINAL DE CARRERA D'ENGINYERIA EN ELECTRÒNICA



Títol	Radiation Tolerant and controlable power supply design and implementation for the VFE of SPD at LHCb detector
Autor	Albert Comerma Montells
Director	Dr. Atilà Herms i Berenguer
Data	Setembre 2005
Descriptors	SPD, Reguladors lineals, FPGA, VHDL

### Resum del treball:

En el present projecte, emmarcat en el disseny electrònic de circuits de control, es desenvolupa la font d'alimentació per als circuits de lectura de dades (VFE) del subdetector SPD en el detector LHCb que s'està construint al CERN. Per tant és una de les parts principals que formen aquest subdetector i s'ha d'assegurar la seva robustesa amb el màxim de funcionalitat implementada possible. Cal tenir en compte que tota la electrònica d'aquest subdetector treballarà sota un entorn en radiació i, per tant, s'han de prendre totes les mesures necessàries per assegurar-ne un correcte funcionament en aquest entorn.

El sistema de regulació de tensió es basa en reguladors lineals dissenyats de forma específica per a una empresa privada per tal d'assegurar la resistència a la radiació esmentada anteriorment. Pel que respecta el control d'aquesta font s'utilitzen FPGA's també tolerants a la radiació. La flexibilitat d'aquests dispositius ens permeten implementar tots els elements lògics de control, comunicació i lectura de dades necessaris per a l'aplicació.

El disseny del sistema es divideix bàsicament en les següents tasques; definició dels requeriments (que ens vindran limitats en la seva majoria per les característiques de consum del VFE i de control en el subdetector), selecció dels components a utilitzar en la implementació electrònica, disseny dels esquemes necessaris, disseny del circuit impres, prototipatge del circuit i posta en marxa, codificació en un llenguatge de descripció de hardware (VHDL) de les funcions de control i finalment la comprovació del correcte funcionament del hardware. Degut a les necessitats de control d'aquesta aplicació també s'hauran de realitzar dissenys de circuits auxiliars i de software per tal de comprovar el correcte funcionament del prototip.

Aquest projecte representa un bon exemple del desenvolupament complet d'un disseny de hardware mixte digital/analògic basat en una FPGA en l'àmbit de la recerca.

## PROJECTE FINAL DE CARRERA D'ENGINYERIA EN ELECTRÒNICA



Title	Radiation Tolerant and controlable power supply design and implementation for the VFE of SPD at LHCb detector
Author	Albert Comerma Montells
Directors	Dr. Atilà Herms i Berenguer
Date	Setembre 2005
Descriptors	SPD, Linear Regulators, FPGA, VHDL

### Summary:

In the present project we present the development of the electronic system of the low voltage power supply of the VFE board of the SPD subdetector in the LHCb detector that is being built at CERN. This is a fundamental part to assure the correct behaviour of the subdetector system. In this design we must take into account that all the electronics of the subdetector will be exposed to relevant levels of radiation and use the components most suitable to work in this environment.

The voltage regulator system is based in linear regulators designed by a commercial manufacturer specially for this purpose of working under radiation conditions. In the control part we will use FPGA's which are also radiation tolerant. The flexibility of these devices will permit the implementation of all the logic elements of control, communications and data readout necessary for this application.

The design of the whole system will follow these steps; definition of the specifications (basically determined by the power consumption of the VFE and the communications system used at the subdetector), selection of the components which will be used, schematics design, printed circuit board design, prototyping, coding of the FPGA functionality in VHDL and finally checking of the complete design behaviour. In addition and because of the control nature of this design there would be necessary to design some auxiliary hardware and to code some software in order to check the correct behaviour of the prototype.

This project represents a good example of a complete hardware development of a mixed signal system (analog and digital) in the research scope.

## GLOSSARY

**ALICE:** A Large Ion Collider Experiment  
**ASIC:** Application Specific Integrated Circuit  
**ATLAS:** A Toroidal LHC AparatuS  
**CERN:** *Centre Européen pour la Recherche Nucléaire*  
**CMS:** Compact Muon Solenoid  
**ECAL:** Electromagnetic Calorimeter  
**ECS:** Experiment Control System  
**FE:** Front End electronics  
**FIFO:** First In First Out  
**FPGA:** Field Programmable Gate Array  
**FSM:** Finite State Machine  
**HCAL:** Hadronic Calorimeter  
**HDL:** Hardware Description Language  
**I2C:** Inter Integrated Circuit communications protocol  
**LHC:** Large Hadron Collider  
**LHCb:** Large Hadron Collider beauty experiment  
**LVDS:** Low Voltage Differential Signaling  
**LVPS:** Low Voltage Power Supply  
**MAPMT:** Multi-Anode PhotoMultiplier Tube  
**MIP:** Minimum Ionizing Particle  
**NIEL:** Non-Ionizing Energy Losses  
**PCB:** Printed Circuit Board  
**PLL:** Phase Locked Loop  
**PMT:** PhotoMultiplier Tube  
**PS:** PreShower  
**SEE:** Single Event Effects  
**SEL:** Single Event Latchup  
**SEU:** Single Event Upset  
**SPD:** Scintillator Pad Detector  
**SPECS:** Serial Protocol for the Experiment Control System  
**TID:** Total Ionizing Dose  
**TOTEM:** Total Cross Section, Elastic Scattering and Diffraction Dissociation  
**VFE:** Very Front End electronics  
**VHDL:** VHSIC (Very High Speed Integrated Circuit) HDL.

## CONTENTS

<b>1. INTRODUCTION .....</b>	<b>1</b>
1.1 OBJECTIVES.....	1
1.2 DOCUMENT ORGANITZATION .....	2
1.3 THE LARGE HADRON COLLIDER (LHC) .....	3
1.3.1 <i>Physics at LHC</i> .....	4
1.3.2 <i>LHCb detector design</i> .....	6
1.3.3 <i>The SPD (Scintillator Pad Detector)</i> .....	7
<b>2. SYSTEM ARCHITECTURE .....</b>	<b>11</b>
2.1 SPD ELECTRONICS .....	11
2.1.1 <i>Control Board</i> .....	11
2.1.2 <i>Very Front End</i> .....	12
2.2 RADIATION HARDNESS .....	13
2.3 CABLING AND GROUNDING .....	16
2.4 TECHNICAL CHARACTERISTICS AND SPECIFICATIONS .....	17
2.4.1 <i>Placement</i> .....	17
2.4.2 <i>Size</i> .....	18
2.4.3 <i>Cooling</i> .....	18
2.4.4 <i>VFE Power requirements</i> .....	19
<b>3. HARDWARE DESIGN.....</b>	<b>20</b>
3.1 PROPOSED SOLUTION .....	20
3.1.1 <i>Hardware blocs</i> .....	20
3.1.2 <i>Low Voltage Power Supplies boards location</i> .....	21
3.1.3 <i>Regulators</i> .....	22
3.1.4 <i>Regulators per board</i> .....	22
3.1.5 <i>Power consumption</i> .....	23
3.1.6 <i>Grounding</i> .....	23
3.1.7 <i>Cabling</i> .....	24
3.1.8 <i>FPGA selection</i> .....	25
3.2 COMPONENTS LIST .....	26
3.3 BLOCS IMPLEMENTATION.....	27
3.3.1 <i>Positive Regulators</i> .....	27
3.3.2 <i>Negative Regulators</i> .....	28
3.3.3 <i>Current sensing</i> .....	29
3.3.4 <i>FPGA</i> .....	30
3.3.5 <i>I2C link</i> .....	31
3.3.6 <i>ADC</i> .....	32
3.3.7 <i>Analog switches</i> .....	32
3.3.8 <i>Temperature sensors</i> .....	33
<b>4. FIRMWARE .....</b>	<b>34</b>
4.1.1 <i>General description and design tools</i> .....	34
4.1.2 <i>I2C bloc interface</i> .....	35
4.1.3 <i>Main FSM</i> .....	36
4.1.4 <i>Send data to I2C state machine</i> .....	36
4.1.5 <i>ID command state machine</i> .....	37
4.1.6 <i>Read analog channel state machine</i> .....	38
<b>5. TESTS SETUP.....</b>	<b>39</b>
5.1.1 <i>Communications board</i> .....	39
5.1.2 <i>Load board</i> .....	39
5.1.3 <i>Software</i> .....	40

- 6. PERFORMANCE TESTS ..... 46**
  - 6.1.1 *I2C performance*..... 46
  - 6.1.2 *Regulation performance* ..... 48
  - 6.1.3 *Data acquisition with FPGA* ..... 48
  - 6.1.4 *Cooling tests* ..... 48
- 7. CHRONOGRAM PREVISION ..... 51**
  - 7.1 SCHEDULED TASKS ..... 51
  - 7.2 CURRENT STATUS..... 51
  - 7.3 TO DO LIST ..... 52
- 8. BIBLIOGRAPHY AND REFERENCES ..... 53**

## LIST OF FIGURES

Figure 1: Cern Sites.....	3
Figure 2: Elementary particles.....	4
Figure 3 . Feynmann diagram. d=quark down, u=quark up, w=Wboson (wich decays to electron and neutrino), e=electron, $\nu_e$ =electronic neutrino.....	4
Figure 4. Most frecuently decays.....	5
Figure 5. LHCb detector parts.....	6
Figure 6. LHCb elements and mechanics.....	7
Figure 7. SPD/PS scintillators layout.....	9
Figure 8. Individual scintillator pad.....	9
Figure 9. The upper plot shows the normalised Monte Carlo distributions of energies deposited in the SPD by 20 GeV electrons (dashed histogram) and by 14 to 18 GeV photons (full histogram). The lower plots show, for these photons, the energy deposited due to interactions with the SPD (left) and due to backsplash (right).....	10
Figure 10. Control Board bloc diagram.....	12
Figure 11. VFE Electronics assembly.....	13
Figure 12. VFE distribution in SPD.....	17
Figure 13. Power supplies position and maximum size.....	18
Figure 14. Hardware bloc diagram.....	20
Figure 15. Low Voltage Power Supplies location.....	21
Figure 16. Mechanical view of a box with one regulators board and 8 VFE.....	21
Figure 17. Cabling.....	24
Figure 18. Positive regulators.....	27
Figure 19. Output voltage calculus.....	27
Figure 20. Negative regulators.....	28
Figure 21. Positive regulators current sensing.....	29
Figure 22. Negative regulators current sensing.....	29
Figure 23. FPGA.....	30
Figure 24. DS92LV010 bloc diagram.....	31
Figure 25. SDA bidirectional link.....	31
Figure 26. SCL unidirectional link.....	31
Figure 27. ADC and delatcher.....	32
Figure 28. Analog multiplexors/switches.....	33
Figure 29. NTC temperature sensors circuit.....	33
Figure 30. Firmware blocs.....	34
Figure 31. I2C entity.....	35
Figure 32. Main FSM.....	36
Figure 33. Send data to I2C bloc FSM.....	37
Figure 34. ID command FSM.....	37
Figure 35. Read analog channel FSM.....	38
Figure 36. Dev C++ IDE.....	40
Figure 37. CBEmu at startup.....	41
Figure 38. Operations menu.....	42
Figure 39. Search for devices result with one regulators board connected.....	43
Figure 40. Get board ID result with a LVPS connected.....	43
Figure 41. Analog Channel Selection.....	44

**Figure 42. Analog Channel Readout..... 44**  
**Figure 43. FPGA Analog Channels Dump ..... 45**  
**Figure 44. I2C power up command (SDA=yellow, nRE=blue, SCL=red)..... 46**  
**Figure 45. I2C power down command (SDA=yellow, nRE=blue, SCL=red) ..... 47**  
**Figure 46. I2C ask ID command and partial response (SDA=yellow, nRE=blue, SCL=red) ..... 47**  
**Figure 47. PS VFE cooling..... 48**  
**Figure 48. LVPS heatsinks with prototype board ..... 49**  
**Figure 49. LVPS with cooling system ..... 49**  
**Figure 50. LVPS cooling tests..... 50**



## LIST OF TABLES

<b>Table 1: VFE power consumption .....</b>	<b>19</b>
<b>Table 2: Regulators per board .....</b>	<b>23</b>
<b>Table 3: Regulators power consumption.....</b>	<b>23</b>
<b>Table 4: Voltage distribution in the power supplies cabling.....</b>	<b>25</b>
<b>Table 5: Proposed pinout of the power input at regulators board.....</b>	<b>25</b>
<b>Table 6: Components selected .....</b>	<b>26</b>
<b>Table 7: Load board consumption .....</b>	<b>39</b>

# 1. INTRODUCTION

In the context of high energy physics experiments it's always necessary the design and improvement of instrumentation equipment with special power consumption requirements. This project is aimed to the development of the hardware which will supply power to the main electronics system, and perform tasks of monitoring current consumption and voltage as well as temperature. For these monitoring purposes there will be necessary to introduce some kind of programmable device, and the firmware will be developed as well in this project.

## 1.1 Objectives

The purpose of this project is to design the Low Voltage Power Supply for the Very Front End of the Scintillator Pad Detector. The required tasks include:

- Definition of the requirements and specifications of the hardware.
- Definition of the requirements and specifications of the firmware.
- Identification of the hardware components to be used.
- First prototype design.
- Test functionality of the hardware in the prototype.
- Firmware development (first simulations and then over the hardware prototype).
- Normal condition work tests over the working hardware prototype.
- Design of final hardware, and production.

The power supply will be integrated in the system designed by the LHCb group in Barcelona, so it must meet all the requirements specified by the rest of hardware. For this reason the hardware will be designed close to the rest of the electronics in this part of the experiment.

## 1.2 Document Organization

This manuscript is organized in chapters that cover the different steps of the work around this system. These steps include:

- Introduction; first of all we explain the context in which this project is developed. We show a brief description of the complete detector where this system must integrate and concretely a more detailed explanation about the function and how it works de SPD.
- System architecture; in this chapter there is a more detailed description about the SPD electronics and we sum up all the especifications that must meet our hardware in order to achieve all the functionalities. Most of them are derived directly from the SPD VFE characteristics, for this reason in this section there is a more complete explanation about this part.
- Hardware design; in this chapter there is a concrete explanation of the decisions taken in all the aspects of the design of the hardware, including the component selection and the final specifications which will meet de power supply.
- Firmware; in this chapter we describe the basic structure of the vhdl code generated for the FPGA onboard, which does all the interface and control functions. The basic information are the FSM's diagrams.
- Test Setup; in this section we describe other things that had to be developed in order to be ready to test the board functionality. This part has been nearly as time consuming as the rest of the design because of the needs of the design of auxiliary hardware and to code the simulation of the communications interface.
- Performance Tests; in this chapter there is a short description of all the tests done so far with the prototypes.
- Cronogram prevision; in this section there is the schedule which was decided before the start of the project and we explain at which status is the project and what is left.
- Bibliography and references; some of the material needed to understand parts or the whole of the things which include this project.

### 1.3 The Large Hadron Collider (LHC)

CERN is placed between France and Switzerland, with facilities at both countries, the flagship of the complex will be the Large Hadron Collider (LHC) which is scheduled to switch on in 2007. It is a particle accelerator formed by a succession of machines, small accelerators, which increase the energy of the particles and inject the resulting beam of particles to the next machine, resulting into a very high energy beam. Once at a high energy particles collide on a target that may be other particles or materials, generating other particles with a very high energy which would leave traces in the detectors of the accelerator. The study of these traces will give information about the subatomic particles (which often decay into other particles) and the forces which keep them together in the atoms nuclei. As we increase in the energy of a particle we decrease the wavelength of it permitting the study of phenomena which occurs in a smaller scale. At 1 TeV we could study phenomena in a scale of  $10^{-19}$  meters (three orders of magnitude smaller than atoms nuclei). LHC is expected that will collide beams of protons at energy of 14TeV.

It will become the world's largest particle accelerator. It uses the 27 km circumference tunnel created for the Large Electron Positron (LEP) collider. Five experiments (detectors) will be built to utilize the LHC; ATLAS, CMS, LHCb, ALICE and TOTEM. The two first are large general purpose particle detectors, while the others are smaller and more specialized. In figure 1 can be seen the placement of the CERN facilities, accelerators and detectors.




Figure 1: Cern Sites

### 1.3.1 Physics at LHC

Particle physics or high energy physics is based in the study of elemental particles and it's interactions and forces wich keep them together. Matter is formed by nuclei, wich are electrons, protons and neutrons, wich are formed by smaller particles called quarks. Matter is subject to forces wich are weak, strong, electromagnetic and gravitatory. The electromagnetic force acts between charged particles like electrons or protons, gravitatory force acts between particles with mass, the weak force is responsible of the unstability of the particles with bigger mass and the strong force is the one responsible to keep together the particles wich form the atom's nuclei. The elemental particles wich form all the matter are; quarks, leptons, photons, gluons and bosons W and Z, as shown in figure 2.




Figure 2: Elementary particles

With this classification we can distinguish between Hadrons and Leptons, and the first ones can be classified taking into account the number of quarks wich form the particles; barions, formed for three quarks, and mesons, with two quarks. Particles transform from one to another spontaneously for radioactive decays, generating in the process leptons and force carriers.

The beta decay is the process in wich a neutron (formet for two quarks up and two quarks down) is transformed into a proton (two quarks up and one quark down), generating one electron and one electronic neutrino. This process can be represented using Feynmann diagrams like figure 3.




Figure 3 . Feynmann diagram. d=quark down, u=quark up, w=Wboson (wich decays to electron and neutrino), e=electron,  $\nu_e$ =electronic neutrino.

Disintegration of quarks always happens in the heavy quarks to the less heavy ones direction, otherwise there would be no energy conservation. Figure 4 shows the most frequent decays.




Figure 4. Most frequently decays.

The particle behaviour is explained well with the Standard Model, proposed in 1968 for Weinberg, and which has been completed with the physics evolution. This model describes some particles as the Higgs, which has not been proved to exist by the moment because of its high energy (~115 GeV), but does not describe particles like the graviton which causes the gravitational force. The Standard Model is based in the laws of the Symmetry conservation, which affect the interactions between particles. The symmetry conservation assure the conservation of the basic properties of matter, charge (C), parity (P) and time (T). The charge symmetry implies the transformation of one particle to its antiparticle (with opposite charge). The parity symmetry implies the change in behaviour of the particle when we change one of the references. Finally, temporal symmetry permits that time goes in a determinate direction.

The particle accelerator at LHCb is designed in order to study the disintegration of one type of heavy particles, mesons B, which will be produced by proton-proton collisions. In this decay there is a CP (charge-parity) violation which is also described in the Standard Model, in a certain possibility. This probability comes from the so called “angles” in the CKM matrix [1]. The Standard Model gives some theoretical values of those angles which will be tested experimentally within the LHCb experiments. The experimental verification of those values could explain why there is much more matter than antimatter in the universe, or why particles have different quantity of mass.

### 1.3.2 LHCb detector design

The LHCb detector is designed to make precise studies of CP asymmetries and of rare decays in the B-mesons systems in the LHC proton-proton collider at CERN. The detector can reconstruct a decay vertex with very good resolution and provide charged particle identification. The layout of the LHCb spectrometer is shown in figure 5. It comprises:

- A vertex detector whose main task is to provide information on the production and decay vertices of b-hadrons and the trajectories of the particles close to the interaction point. It is formed by 17 silicon discs.
- A tracking system. That provides reconstruction and precise momentum measurement of charged tracks and information for the triggers. It's formed by two elements the inner tracker and the outer tracker and has a resolution of 0.3% in momentum range from 1-200 GeV/c.
- Rich detectors (gas Rich1 and aerogel Rich2) to identify charged particles with a momentum over a threshold. In function of the range of the momentum particles can be classified. It also can be detected if it follows the ascending flux (going through RICH1) or descending (going through RICH2).
- An electromagnetic calorimeter system to provide identification of electrons and hadrons for trigger analysis with measurements of position and energy.
- A hadronic calorimeter which will permit the detection of photons.
- A muon detector which identifies muons for the trigger information.




Figure 5. LHCb detector parts.

The research group formed by the *Universitat de Barcelona* and *Escola d'Enginyeria i Arquitectura La Salle* are in charge of the development and construction of the SPD (Scintillator Pad Detector), part of the trigger system of ECAL, which will distinguish between electrons and photons.

### 1.3.3 The SPD (Scintillator Pad Detector)

The LHCb experiment [1] is designed to study B meson physics in the LHC proton-proton collider at CERN. LHCb calorimetry [2] is based on four elements: a hadronic calorimeter (HCAL), an electromagnetic calorimeter (ECAL), a Preshower detector (PS) and a Scintillator Pad Detector (SPD) (see figure 5 and 6). Such system is responsible to provide high energy hadron, electron and photon candidates to the level-0 trigger.

Specifically, the SPD is designed to distinguish between electrons and photons. This detector consists in a layer of plastic Scintillator, divided in about 6000 cells of different size, in order to obtain a better granularity near the beam [2].

Charged particles will produce ionization in the Scintillator while neutral particles won't. This ionization generates scintillating light pulses that are collected by a Wave Length Shifting (WLS) fibre coiled inside the Scintillator cell.

The light is transmitted through a clear fibre to the readout system. The signal of the Scintillator pads is processed in a Very Front End (VFE) unit. The VFE includes a photomultiplier (PMT) to convert the collected light into a charge pulse, the electronics to perform the discrimination between electron and photon signals, a beam bunch crossing clock receiver, a control unit and a LVDS (Low Voltage Differential Signalling) serialiser to send the information to the PS Front End cards.




Figure 6. LHCb elements and mechanics.




Among several PMT solutions, multi-anode tube (MaPMT) candidates were considered in order to reduce the cost per channel. Baseline choice was made for a 12 stage, 64 channels PMT with Metal Channel Dynodes, bualkaly photocathode and pixel size of  $2 \times 2 \text{mm}^2$ . The parameterization of the MaPMT is being performed in parallel with the construction of the VFE electronics by the Barcelona group [3].


The SPD is the basis for the selection of events (trigger system) containing information to study B physics and enables the reconstruction of this interactions produced in the collider. The separation between electrons an photons performed by the SPD is called the level 0 of trigger.

Both the SPD and PS uses scintillator pads readout by wavelenth-shifting(WLS) fibres that are coupled to multi-anode photomultiplier tubes (MAPMT) via clear plastic fibres. The specific features of the SPD/PS detector are the rather hifh granularity in the inner part of the detector, and the use of 64 channel photomultiplier tubes with small pixel dimension of  $2 \times 2 \text{mm}^2$ . The choice of a MAPMT allows the design of a fast, multi-channel pad detector with a reduced cost per channel. The layout of the SPD/PS detector is shown in figure 7. It consists of a lead converter that is sandwiched between two almost identical planes of square scintillator pads of high granularity with a total of 11904 detection channels. The sensitive area of the detector is 7.6m in width and 6.2m in height. The lead converter in between the SPD and PS detector planes has a tickness of 12 mm and it can not be moved. The distance along the beam axis between the centres of the PS and the SPD scintillator planes is 56 mm. The arrangement of cells is a one to one projective correspondence with the ECAL segmentation. Therefore each PS and SPD plane is subdivided into inner, middle and outer sections with pad dimensions of approximately  $4 \times 4 \text{cm}^2$ ,  $6 \times 6 \text{cm}^2$  and  $12 \times 12 \text{cm}^2$ . The scintillator tickness is 15 mm. Figure 8 shows an individual scintillator pad with the WLS fibre. The basic plastic component is polystyrene to wich primary and secondary wave-length shifting dopants are added. The square structure of a pad is cut out from a 15 mm tick scintillator plate, and the scintillator surface is polished to reach the necessary optical quality. In order to maximise the light collection efficiency WLS fibres are coiled and placed into a ring groove that is milled in the body of the cell. The groove is filled with 3.5 loops of WLS fibre. The number of loops is chosen to achieve an overall optimisation of the light collection efficiency and the duration of the time response. Two additional grooves are milled to the scintillator to allow the WLS fibre to enter and exit the plate.

The clear fibres connecting the scintillator to the MAPMT have different lengths according to the pad position in the detector. This introduces different delays in the signal arrival to the readout system. To simplify the system, every MAPMT is connected to neighbouring cells and the corresponding clear fibers are cut to the same length. In this manner, all signals arriving to a given MAPMT share the same delay.



**Figure 7. SPD/PS scintillators layout**



**Figure 8. Individual scintillator pad**


Charged particles crossing the scintillator produce ionisation, while neutrals, in first approximation, do not. So the collection and detection of scintillation light seems to be sufficient to assign a 1-bit logical signal to the 0-MIP (Minimum Ionizing Particle) / 1-MIP case, according to the requirement for the SPD [1][2].

However, some processes can cause photons to deposit indirectly energy in the scintillator so that they might be taken for a charged particle. From the physical point of view, photons deposit energy in the scintillator via the charged products of their interaction with the material of the detector.

These interactions may occur:

- On the material before the SPD in LHCb.
- Inside the SPD
- After the SPD, where charged particles generated at the photon-electromagnetic shower in the PS/ECAL travel backwards, hitting the SPD (called backslash).

Figure 9 shows the distribution of deposited energies in the SPD cell by photons and electrons obtained from Monte Carlo simulations. In the light of these plots, the assignment of the charged particle bit is done by comparing the deposited energy against a threshold. This threshold is fixed around 0.5 MIP. To allow for a wider range, the upper exploration energy is fixed to 5 MIPs. Finally the resolution of the SPD electronics must be better than 0.05 MIPs.



**Figure 9.** The upper plot shows the normalised Monte Carlo distributions of energies deposited in the SPD by 20 GeV electrons (dashed histogram) and by 14 to 18 GeV photons (full histogram). The lower plots show, for these photons, the energy deposited due to interactions with the SPD (left) and due to backslash (right).

## 2. SYSTEM ARCHITECTURE

In this chapter there is a more detailed explanation about the SPD electronics in order to sum up all the characteristics important to take into account in the Power Supply Design.

### 2.1 SPD electronics

The SPD electronics system [5] is formed by three elements; Control Board (CB), Very Front End (VFE) and Low Voltage Power Supply (LVPS). There is also another element; the High Voltage Power Supply that will feed the PMT's, this part is being developed by the Russian group. There's also another part which is in charge to make an active voltage division of the high voltage which will feed the PMT's, this part is all a divider board which will be plugged between the VFE and the PMT's and has been designed by Clermont Ferrand's group. The third part, Low Voltage Power Supply is the purpose of this project.

#### 2.1.1 Control Board

Schematically the control board is the electronics part that controls the performance of all the Very Front End Boards. It receives control parameters from a high-speed bus SPECS [4]. These control parameters are sent from the main control of the experiment, the ECS (Electronics Control System). The main purpose of the control board is to become a bridge between the SPECS bus to the I2C protocol used to control the VFE. It also brings the experiment clock to the VFE with a programmable delay and does some calculus for trigger purposes. In figure 10 there is a block diagram of the Control Board electronics. The SPECS communication is translated into I2C and other communication protocols using a SPECS mezzanine board [4].

In order to improve the signal between the long cable connections from the Control Board to the VFE or the LVPS a differential transceiver is used which will make the signal more immune to noise. This transceiver is the National Semiconductor's DS92LV010 which converts from a CMOS/TTL input to an LVDS output, with data direction control capabilities. The resulting I2C bus can be extended in terms of distance and velocity. For the 40MHz experimental clock a special circuitry with an amplifier is used in order to have a signal without jitter and with clear edges at the VFE.





Figure 10. Control Board bloc diagram.

### 2.1.2 Very Front End

The Very Front End Electronics receive the Clock and control bus (differential I2C) from the Control Board. The base of the VFE is an ASIC (Application Specific Integrated Circuit) [6][7] designed by the Barcelona group which processes the analogue signal from the MAPMT and outputs a digital signal per channel. Each ASIC has eight channels. In order to process a complete 64 channels MAPMT there are eight ASICs per VFE. The complete design of the VFE comprises the MAPMT with its voltage division board, the ASICs board and an output to a serialisers board which convert the 64 channels digital output to a 16 pair LVDS serialized signal. All of this electronics must work at the experimental clock rate (40MHz), so the multiplexed signal which comprises 7 data bits goes at 280Mbits. This conversion is done by the National Semiconductor's chip DS90CR215. A complete VFE would be like the one in figure 11, the electronics printed circuit boards are assembled in order to take the minimum space in the system. In the front of the VFE there is a MAPMT with a bundle of optic fibres positioned through a small piece of metal at the centre of every channel. The MAPMT is covered, once the fibres are subjected, with a piece of  $\mu$ metal to minimize the transversal magnetic field. The data output and clock signals come from the Control Board and are connected in the opposite side of the VFE. Finally, the cables with the power supply are connected at the back of the VFE also.



**Figure 11. VFE Electronics assembly**

## **2.2 Radiation Hardness**

The calorimeter Front End electronics will be located in a region which is not protected from radiations (as seen in figures 5 and 6). Therefore all these electronics circuits must be qualified to stand some defined radiation levels. In general the radiation effects in electronic devices can be divided in two main categories; cumulative Effects and Single Event Effects (SEE).

Cumulative effects are due to the creation or activation of microscopic defects in the device, the effect of each individual defect not affecting significantly the device characteristics. Their steady accumulation causes measurable effects, which can ultimately lead to device failure. Cumulative effects are classified, according to their cause as Total Ionizing Dose (TID) and Non-Ionizing Energy Losses (NIEL).

Total Ionizing Dose effects, are due to the energy deposited in the electronics by radiation in the form of ionization. The unit for TID in the International System is the Gray (Gy). Ionization in the silicon dioxide, used in semiconductor devices for isolation purposes, generates electron-hole pairs that can be separated by a local electric field. The consequent macroscopic effect varies with the technology. In CMOS technologies the threshold voltage of transistors shifts, their mobility and transconductance decrease, their noise and matching performance degrades, and leakage currents appear. In bipolar technologies, transistor gain decreases and leakage currents appear.

Non-Ionizing Energy Losses (NIEL) in silicon cause atoms to be displaced from their normal lattice sites, seriously degrading the electrical characteristics of semiconductor devices. For displacement damage, it is common practice to express the radiation environment in terms of the particle fluency (particles/cm<sup>2</sup>). The induced damage is a function of the particle nature and energy, and the Non-Ionizing Energy Loss is used as a parameter to correlate the effects observed in different radiation environments. Though this correlation is not free from uncertainties and fails in some cases, it is still commonly used to translate a complex radiation environment into a simpler mono-energetic equivalent, namely 1 MeV neutrons. CMOS transistors are practically unaffected up to particle fluency much higher than those expected at LHC. In bipolar technologies, displacement damage increases the bulk component of the transistor base current, leading to a decrease in gain. Other devices being sensitive to displacement damage are some types of light sources, photo detectors and optocouplers.

Single Event Effects (SEE) are due to the direct ionization of a single particle, able to deposit sufficient energy in the ionization process to disturb the operation of the device. In the LHC the charged hadrons and the neutrons of the primary particle environment do not directly deposit enough energy to generate a SEE. Nevertheless, they might induce a SEE through nuclear interaction in the semiconductor device or in its close proximity. The recoils from the interaction are indeed often capable of a sufficient energy deposition. Due to their statistical nature, it is possible to speak of SEEs only in terms of their probability to occur, which will depend on the device, and the flux and nature of particles. Therefore, the best one can do is to estimate their rate in the expected radiation environment. The family of SEE is very wide, but the main members are Permanent SEEs, Static SEEs and Transient SEEs. Permanent SEEs also known as “Hard errors” may be destructive. The best known is Single Event Latchup (SEL) which occurs in CMOS technologies, when the parasitic npnp thyristor is triggered by the ionizing energy deposition in a sensitive region of the circuit. This leads to an almost short-circuit current on the power lines, which can permanently damage the device. Sometimes, this condition can be local and the current limited (microlatchup), the effect can still be destructive. Some others effects like the Single Event Burnout (SEB) and the Single Event Gate Rupture (SEGR) are typical for power devices and can also lead to permanent damage. Stuck bits have been observed in SRAM and DRAM circuits irradiated with heavy ions [9]. The state of the memory

point is permanently changed to a logic value, without the possibility to rewrite the correct value.

Static SEEs are not destructive, and happen whenever one or more bits of information stored by a logic circuit are overwritten by the charge collection following the ionization event. These effects are known as Single Event Upsets (SEU).

Transient SEEs happen when charge collection from an ionization event creates a spurious signal that can propagate in the circuit. This may happen in most technologies, and its effects vary significantly with the device, the amplitude of the initial current pulse, and the time of the event with respect to the circuit.

Radiation hardness of every electronic component in the VFE has been tested[8]. The components have been characterized for cumulative effects, Total Ionizing Dose and None Ionizing Energy Losses, and for single event effects, Single Event Upset and Single Event Latchup. The ASIC has been qualified in terms of expected total dose; the rate of SEU is acceptable while no SEL are foreseen. The best suited DAC has been selected, which shows no problems for the accumulated dose and SEL. However a low rate of SEU is to be expected, both soft and hard level, which will need dedicated additional control logic. Other tested components have been shown neither performance degradation nor SELs and can also be considered as qualified. In the case that any Latch Up may occur the Low Voltage Power Supply must monitor the current of every VFE and avoid any exceptional increase in current.

For the Low Voltage Power Supply components it's foreseen the use of the same operational amplifiers which are tested under radiation and used in the VFE. Other components must be tested or documented to have been tested under similar conditions in order to be used. An other factor to take into account is the use of commonly used components in order to have the minimum number of different parts used, permitting changes and stocks more easily, for this reason a good candidate for the analog to digital converter used in the LVPS would be the converter used in the PS, the AD9203 which has been tested and a few SEL's are expected, so it would need some kind of delatching circuitry. This converter can go up to 40MHz with an internal pipeline, but since it has a clock input it could be used at a slower sampling rate.



## 2.3 Cabling and grounding

Power supplies for sensitive analogue front-end electronics is a delicate point that requires significant attention in large scale systems. Power supplies must be used in a fashion compatible to the defined grounding scheme. Analogue front-end electronics is in many cases extremely sensitive to noise in the power supply because of the single ended nature of detector signals. It is in most cases required to have separate power supplies for analogue and digital front-end electronics to prevent noise from digital circuitry to disturb the analogue part. The question of location of the power supply units and the related transfer of power on cables often have significant problems. Low frequency voltage drops on cables can to a large degree be compensated for by the use of remote sensing to compensate for cable losses. Remote sense can on the other hand also pose stability problems as the compensation loop must be stable under large load variations and with different cable characteristics. In special cases the remote sense circuit must be specially adapted to the final working conditions. High frequency components can only be handled with the use of local decoupling capacitors. In most cases a difficult choice must be made between using normal commercial power supplies in the counting room with long cables (~80m) to the front-end electronics in the detector, or having power supplies in the cavern close to the experiment but then having to deal with radiation and magnetic fields. Power supplies for the use in the cavern must be specially designed to handle the radiation effects and the magnetic fields. For the general LHC experiments only few companies are being considered to be capable of supplying power supplies that can handle the environments of the experimental caverns. In the power supplies side the recommendation of the collaboration is to use twisted, shielded and halogen free cables. An other factor in the detector grounding scheme is that all the mechanical structure will be attached to a good ground, permitting to have the electronics connected to that ground. This does not grant that it will be a ground good enough for our electronics, so it may not be taken as a solution for the grounding and it's recommended to have cabling for that purpose with a section big enough to deliver all the power needed in the electronics.

## 2.4 Technical characteristics and Specifications

In this section the concrete requirements of the system are exposed. All this requirements would be the specifications of the forthcoming prototype. The main purpose is to start the dimensioning of the power supply and its mechanical characteristics.

### 2.4.1 Placement

The mechanical system where the SPD will fit is already designed. Due to the asymmetry in the cells the result of the SPD are boxes with different numbers of VFE in each one. The idea is to fit the regulators board in the spare space of the VFE boxes. The distribution of the VFE cards is as shown in figure 12. This figure shows the half of the SPD boxes, the other half is symmetric with the centre. The boxes where would fit the power supplies are highlighted.

Number of MAPMT for half plan


TOP			
4	4	8	11
3	3	6	11
Bottom			

**Figure 12. VFE distribution in SPD.**

This distribution implies that in the worst case 27 VFE must be powered by two power supplies (one in each box). The cabling would be horizontal in every group of boxes. In conclusion every power supply must give enough power for 14VFE. This would mean an enormous board for fitting all the regulators, so the power supply could be divided in two identical boards which would feed 7 VFE. This division would permit an easier cooling system avoiding the hot spot resulting in a complete regulators board for all the VFE.

### 2.4.2 Size

The main part of the boxes would be occupied by the VFE boards, so we must take the spare space left in a side. Figure 13 shows the layout of the VFE in the boxes with less quantity of boards.



**Figure 13. Power supplies position and maximum size**

This layout results in a maximum size of  $476 \times 670 \text{ mm}^2$  with a maximum height of 98mm. The orientation of the boards could be vertical in order to provide a better cooling and an easier connection. See cooling section for more information.

### 2.4.3 Cooling

The cooling system proposed at first consisted in compressed air (cold) flowing from the bottom part of the electronics. The heated air would go out the box by special holes over the electronics, but finally the group decided to use a water cooling system, because it's more efficient and does not heat the cavern air.

The electronics must be designed in a way that makes easy the insertion of heatsinks wich would be connected to water pipes and go to the general cooling system.

#### 2.4.4 VFE Power requirements

Next table summarizes the power requirements of every VFE board, which will be the basis of the output power necessary in the Power Supply. Note the capital letters next to the voltage rating, they mean analogue and digital power (A or D).

Voltage (V)	Current (mA)
+1'65A	1408
-1'65A	1280
+1'65D	200
-1'65D	200
+0'85D	50
+3'3A	256
3'3D	200
GND	200

**Table 1: VFE power consumption**

Basically the  $\pm 1'65A$  power consumption is from the ASIC's, each of them consumes around 180 mA, most of it static due to the differential bipolar technology used. The  $\pm 1'65D$  feeds the FPGA I/O and the level shifters between the ASIC's and the serializers. The +0'85 is the FPGA Core power (wich is 2'5V over -1'65V wich is it's reference). The 3'3V analog is used in the reference DAC's that control the ASIC's and are buffered using operational amplifiers. Finally there is a small current between +3'3V digital and ground wich corresponds to the serializers consumption.

### 3. HARDWARE DESIGN

#### 3.1 Proposed solution

In this section is explained the proposal of the hardware distribution and components to meet the system specifications. Due to all the constraints referring the previous sections, there have been a few decisions that have been done at an early step of the project; the most important one is the regulators to be used.

##### 3.1.1 Hardware blocs

The bloc diagram of the full hardware is resumed in figure 14. There are three kinds of blocs; the first one would be the most important part of the system, the regulators which will feed the VFE from an input voltage. The second kind of bloc would be the analogue one, which converts currents measured through protection fuses (if fuses are well matched in resistance there is no need to add a shunt resistor), scaling it to fit de ADC specifications, and the reading of temperature sensors (basically NTC resistors connected in a Wheatstone bridge configuration). And finally the third part would be the digital control electronics, formed by the FPGA and all the communications system. It must control the output current and voltage levels and in case there is any channel with too much current or improper voltage it can switch off the corresponding regulator. All this functionality must be accessed from main control system ECS, so all control registers must be read/write by the local I2C through CB.




Figure 14. Hardware bloc diagram

### 3.1.2 Low Voltage Power Supplies boards location

The distribution of the boards would be the one seen in figure 15. This distribution is for half detector: 4 boxes top and 4 boxes bottom, the other half is symmetric to this one.

TOP			
1 Regulator	2 Regulator	1 Regulators	-
1 Regulator	2 Regulator	1 Regulators	-
BOTTOM			

Figure 15. Low Voltage Power Supplies location

In figure 16 can be seen a simulation with the mechanical size of all the boards that must fit the box with most occupation of VFE and Regulators board. The size of the regulators board is the one of the first prototype.




Figure 16. Mechanical view of a box with one regulators board and 8 VFE

### 3.1.3 Regulators

A special set of radiation tolerant linear regulators have been developed for the LHC experiments. This set consists in a pair of devices; one for positive voltages and one for negative, of Low Drop Out (LDO) regulators with inhibit input and adjustable output voltage. Those regulators also permit a remote voltage sensing terminal which can be used to avoid the voltage drop in the cabling. The option of remote sensing was discarded due to stability problems reported by the Clermont Ferrand group. Other functions of these regulators are over current protection, over temperature protection and output short circuit monitoring, signalled by CMOS output. Housed into SO-20 slug-up package with stand off zero, they are specifically intended for applications in rugged environments, such as Nuclear Physics, in which they have to withstand large amounts of radiation doses during operating life. Input voltage ranges from 3 to 12V in positive regulator L4913 [10] and from -3 to -12V in negative regulator L7913 [11]. These regulators are available in fixed voltage output, but due to the power requirements, the adjustable version is used in this project.

### 3.1.4 Regulators per board

Table 1 implies that each regulator at least must deliver 1408 mA. This way we could feed one board per regulator. In order to avoid excessive power consumption in each regulator (hot spots) this is the limit we will give at each regulator (in theory they could deliver 3A). Using a maximum of 1'5A per regulator we have less power dissipation in each one. To keep the number of regulators as low as possible there are VFE wich will share power coming from a common regulator in the digital part wich has less consumption. Following this limitations we result in the next table of regulators per board (which will feed 7 VFE). We decided to split the power supply in circuits wich only feed those 7 VFE so it's easy for the cooling point of view and permits to use a smaller FPGA package. Those numbers are without the needed regulators onboard wich will feed the FPGA and the conditioning electronics wich will be (1 for +3'3V, 1 for +2'5V and 1 for -1'65V). The power consumption of those regulators is small due to the low current consumption of the FPGA core and the signal conditioning electronics, wich must feed just the small current of the ADC sample & hold.

<b>Voltage (V)</b>	<b>Regulators</b>
+1'65A	7
-1'65A	7
+1'65D	3
-1'65D	3
+0'85D	1
+3'3A	1
3'3D	1

**Table 2: Regulators per board**

### 3.1.5 Power consumption

According to regulators datasheet 1'5V would be necessary at the regulators input to achieve the desired voltage, leading to an important power consumption done in each regulator. To minimize this power consumption we can provide an input fixed voltage that would be exactly the regulators output voltage plus the necessary voltage drop for the desired current. This results in a main power supply that would deliver (without taking into account the voltage drop in long cabling); 4'8V, 3'15V, -3'15V. Table 3 summarizes the power dissipation in each power supply board.

<b>Voltage (V)</b>	<b>Power(W)</b>
+1'65	15'75
-1'65	15'75
+3'3	6'75
<b>TOTAL</b>	<b>38'25</b>

**Table 3: Regulators power consumption**

### 3.1.6 Grounding

As stated before grounding is a very important issue in this kind of Analogue and Digital mixed systems to avoid noise and to keep current consumption in the desired electronics and not flowing between power supplies for grounding problems. For this reason the basic scheme of grounding is to keep the VFE with a common ground and the regulators board also with a common ground. A good section of cabling would deliver ground to the regulator board where a unique ground plane would be used



for analog and digital voltages, the same that in the VFE. All the electronic cards also would be screwed to the detector box that will be well grounded and the screws will conduct ground to the internal ground planes.

### 3.1.7 Cabling

Using the fixed voltages described in section 3.1.3 the resulting cabling is resumed in figure 17. Note the important current that must go through the cables. In order to avoid important voltage drops it will be important to increase the cables section.




Figure 17. Cabling

Each regulator board would be powered through 2 screened twisted cables of 9 pairs (conductors have  $1\text{mm}^2$  section) CERN STORES SCEM 04.21.52.218.9. The outer diameter of each cable is 16,5 mm. The 2 cables will be connected to the regulator card through 1 single connector to avoid possible faults. The connector will be VLP-12V from JST, which can stand 20 A per pin (the connectors were chosen to assure current, and in order to be low cost and easy to find in local stores). Each cable has one pair reserved for ground (the shield would also be connected to ground), this extra pair and the cable shield will be connected to ground using onboard fastons.

In table 4 there is a summary of the distribution of voltages among the 18 pairs, with the proposed pinout of the JST connector in table 5.

Supply [V]	Number of pairs	Number of conductors	Equivalent linear resistance [mΩ/m]	Max. Current [A]	Voltage drop [V] (20m: top)	Voltage drop [V] (30m: bottom)
+1.65 V	12	12	1,54	13,300	0,410	0,615
-1.65 V		12	1,54	13,300	0,410	0,615
Return for ±1.65V	1,5	3,00	6,17	0,007	0,001	0,001
3.3 V	3	3	6,17	2,100	0,259	0,389
Return for 3,3 V		3	6,17	2,100	0,259	0,389
GND	1,5	24,00	0,77			

**Table 4: Voltage distribution in the power supplies cabling**

+ 1.65 (3 c)	+ 1.65 (3 c)	+3.3 (3 C)	Ret1.65 (3C)	+ 1.65 (3 c)	+ 1.65 (3 c)
- 1.65 (3 c)	- 1.65 (3 c)	Ret3.3 (3 C)	GND (3C)	- 1.65 (3 c)	- 1.65 (3 c)

**Table 5: Proposed pinout of the power input at regulators board**

For the cabling between the regulators board and the VFE a smaller one has been chosen; screened twisted pair of 6 pairs of 0.5 mm<sup>2</sup> section, CERN STORES SCEM 04.21.52.124.4. The outer diameter of each cable is 12 mm. With this section the expected voltage drop in the cabling (which would be 2m long maximum) is negligible (less than 100 mV).

For the data cabling it's expected the use of normal cat-5 or cat-5e data cables with RJ-45 connectors.

### 3.1.8 FPGA selection

As mentioned before, some kind of programmable device is needed in the Low Voltage Power Supply, in order to perform monitoring and control tasks to avoid permanent problems in the VFE hardware. Due to the radiation hardness requirement the decision of using FPGA's is the only valid. In this way and trying to be standard with the rest of the experiment, an ACTEL Accelerator FPGA was selected, but with the experience of other groups and specially with the new data of Flash FPGA's radiation tolerance [12], finally the family of ProASIC devices was selected, and in principle, the APA150 would fit in this design. This change was intended to achieve a better schedule in the development due to the flexibility that flash devices give to the developer. And it gives the possibility of hardware reconfiguration once the system is

up due to its in circuit programming capabilities [13]. This device also can be upgraded up to the APA1000 with the same package, allowing to use the same PCB's if we can not fit de design in APA150.

### 3.2 Components list

In table 6 there is a summary of the components selected to be used in the Low Voltage Power Supply.

Type	Component	Comments	Related documents
Regulator	L4913		[10]
Regulator	L7913		[11]
FPGA	APA150		[12], datasheet
Op Amp	TLV2462		[8], datasheet
Delatcher	MAX891	Tested by Clermont Ferrand group	datasheet
Analog Switch	MAX4581	MAX4583 tested	[14], datasheet
Transistor	BFT93	Tested by Orsay group	datasheet
Transceiver	DS92LV010		datasheet
ADC	AD9203	Tested by Clermont Ferrand group	datasheet
Oscillator	EQXO-1050BMH		datasheet

**Table 6: Components selected**

Among the components in table 6 we must comment the case of AD9203 wich is expected to have a few SEL in the 10 years of the experiment, for this reason a delatcher has been included in it's power circuit (MAX891). A different case is the one of MAX4581 wich has not been tested under radiation but MAX4583 yes, wich is a component of the same family with the same transistor count and same technology, the only difERENCE is how are connected inputs and outputs of it's pass-gates.

### 3.3 Blocs implementation

In this section there is a brief description of every bloc implementation that has been done in the design of the prototype. For a full view of the schematics and PCB layout see **APPENDIX 1: LVPS SCHEMATICS AND PCB**.

#### 3.3.1 Positive Regulators

The basic schematic of the positive regulator is the one in figure 18. It follows the usual protection scheme; reverse diode at the output, filter capacitors at input and output, and fuse in series. The fuse is a protection in order to avoid possible fire causes, because of the change in section of the conductors could be possible to catch a fire for excessive current in one of the VFE power cabling. This fuse has also been used for monitoring purposes.




Figure 18. Positive regulators

In the prototipe there has been aded a led to see the status of the regulator inhibit pin and a current limiting resistor (R7), wich may be removed in the final version. The voltage output is controlled with the ratio between R13 and R19 as follows;

$$V_o = 1.225 * \left( 1 + \frac{R19}{R13} \right)$$

Figure 19. Output voltage calculus

If we fix R13 below 2k5 (2k) wich is recommended by the datasheet we can calculate R19 easily and would result in about a 700 Ohm resistor. In order to permit a little of margin with the voltage drop in the cabling we choose a 750 Ohm resistor wich would give about 1'69 V output.

All the positive regulators are between a power input and ground except the ones wich may deliver +0'85 V digital. In principle the minimum voltage that can give this adjustable regulator is it's reference voltage (1'225V) so in order to decrease this we use as a reference the -1'65V digital for those regulators.

### 3.3.2 Negative Regulators

The schematics of the negative regulators are quite similar to the ones in the positive, just changing polarity and including digital interface power supply. In this case we have the fuse at the output of the regulator, in order not to have problems in the common mode of the sensing circuitry. In this schematics we also have the limiting resistor and the led diode to indicate the status of the regulators, all of them may be removed or not soldered in the final version.




Figure 20. Negative regulators

### 3.3.3 Current sensing

We have two different cases in current sensing, one for the positive regulators and one for the negative regulators. The basis of the circuitry is the same; differential amplifiers with a power supply high enough in order not to have common mode voltage problems. The difference is where are connected the amplifier inputs and the power supply of the amplifier as can be seen in figures 21 and 22. In this schematic the gain is set to 20 because the estimated resistance of the fuses is set to 100 mOhms. As said before the fuses are located after or before the regulator in order to have the adequate common mode for the amplifiers.




Figure 21. Positive regulators current sensing




Figure 22. Negative regulators current sensing

### 3.3.4 FPGA

The FPGA has its power supply in +2'5V at the FPGA Core and +3'3V at the pin I/O. Basically it has an oscillator input which provides a 40MHz clock independent from the experimental clock, so it can run without the need of the rest of the experiment. It has an input of the I2C address to be used which will be selected with an onboard mini switch. Finally has two groups of Outputs one big group which controls all the inhibit pins of the regulators, and the other one which is used to control the ADC and the analog switches which select an analog channel to perform the readout. The FPGA delivers the clock to the ADC so we can control the sampling rate. There's also a control for the delatcher circuitry of the ADC. For debugging purposes there is a reset pulser with a typical RC circuit and a led output.




Figure 23. FPGA

The other important connection of the FPGA is the JTAG interface which permits In Circuit Programming (for more information see [13]). The idea to minimize the pins used in the FPGA for the multiplexors control is to share the tree inputs selection and act over enable pins. The last part where connects the FPGA is the I2C link detailed in next section.

### 3.3.5 I2C link

The hardware link of the I2C bus is already specified by the Control Board. The use of the DS92LV010 means a differential pair of communication with a fixed direction SCL signal and a bidirectional SDA signal controlled from the FPGA. The basic scheme of these two lines is described in figure 24, 25 and 26. In figure 24 can be seen the bloc diagram of the transceiver which has one emitter and one transmitter connected to the same transmission line, one of the two active.




Figure 24. DS92LV010 bloc diagram

In the bidirectional SDA line the FPGA has control of  $\overline{DE}$  and  $\overline{RE}$  which are tied together, while in the unidirectional configuration of figure 26, the direction is fixed by hardware.




Figure 25. SDA bidirectional link




Figure 26. SCL unidirectional link



### 3.3.6 ADC

The ADC is connected in order to have an internal reference of 2V used for the conversion, so we can work with 0-2V single ended inputs. The input is connected directly to the analog multiplexors output. The only particularity of this circuit is the use of the delatcher to limit the current drawn by the ADC and report to the FPGA if it exceeds a maximum, then the FPGA can switch on again the delatcher with a certain delay.




Figure 27. ADC and delatcher

### 3.3.7 Analog switches

The analog multiplexors/switches permit the use of only one ADC in the system using less FPGA pins. To continue with this low I/O usage the multiplexors share the three selection inputs and are controlled by the enable pin to activate just one of them. Initially the outputs of the switches were connected together and to the ADC input, but due to different characteristics in the switches we had current flowing from one to another and that was solved using another switch, and finally to improve the analog signal a voltage follower was introduced between switches output and ADC so that switches don't deliver current. In figure 28 there is the first approach to the connection of those analog switches (just 2 in the figure).




Figure 28. Analog multiplexors/switches

### 3.3.8 Temperature sensors

The first approach of the temperature sensors was to use NTC resistors in a typical Wheatstone Bridge configuration with a differential amplifier at the output. This has been reported to work perfectly in our application, but since PS will use a current sensor (TMP17) which is radiation tolerant and has more stability and better linearity this circuitry would be replaced in the final version.




Figure 29. NTC temperature sensors circuit

## 4. FIRMWARE

### 4.1.1 General description and design tools

The FPGA firmware has been developed using the Actel tools (Simplify, Designer,...) that form the Libero IDE. They use a free licence for devices upto 300k gates. The programming language choosen was VHDL. Most of the parts of the code are FSM's but there are also a few combinational blocs (see figure 30). For a complete listing of the vhdl code see **APPENDIX 2: FIRMWARE**. Currently the firmware version is 0.02, the first version (0.01) was a minimal one just to check I2C bloc and a few other things, nearly all from a combinational point of view.




Figure 30. Firmware blocs

The two blocs in the left are simply combinational logic. The RESET bloc has a flip-flop in order to assure a synchronous clock to the rest of the system. The Clock divider bloc is a counter with one of the bits wich goes to the output, resulting in a clock division. Finali the I2C and FSM's blocs has all the control logic for the device functionality. The I2C bloc is an independent bloc with it's FIFO and control signals wich are controlled by the FSM's bloc wich is the one that does the decode and execution of the I2C commands received.

### 4.1.2 I2C bloc interface

The I2C bloc is the same as the used in the VFE FPGA, it was developed by Sebastià Tortella at La Salle. For this reason it's viewed as a closed box with just the in/out signals;




Figure 31. I2C entity

The control signals functionalities are;

- DATA\_IN(7:0): Input of data byte to be written at I2C bus when asked.
- PUSH: When active, the data of DATA\_IN is stored in the output FIFO.
- DATA\_OUT(7:0): Output of last data byte received by the bus.
- NEW\_DATA\_AVAILABLE: Active when a new byte is read from the bus.
- nRE, SDA, SCL: Connections direct to the transceivers.
- CLK: Clock input (40MHz).
- nRESET: I2C reset active by "0".
- nReset\_fifo: I2C fifo reset, active by "0".

This bloc is always active and the rest of FSM's has the function to process the data input and supply the data output to this module.

### 4.1.3 Main FSM

When any data is received from the bus this State Machine becomes active. It has three states defined, as seen in figure 32; IDLE, DECODE and EXECUTE. When a command is received from the bus this state machine switches to DECODE state, decodes the instruction and jumps to EXECUTE waiting for the end command flag to be set by other FSM's. Any process that must be done during the EXECUTE state is performed by other FSM's. In the IDLE state there is a reset of all the signals involved in the state transition to assure a correct state flow.




Figure 32. Main FSM

### 4.1.4 Send data to I2C state machine

When any data must be sent to the I2C state machine, there is a special FSM that handles all the signals necessary to input data in the FIFO. This has been done in order to be impossible to have to FSM's that want to send data at the same time and to avoid the repetition of the same code in every state machine that must send data. In this case we have the states IDLE, LOAD and SEND (see figure 33). In the first one the FSM is waiting for a control signal to become active, once active it will proceed to the LOAD state where the fsm loads the data that must be send to the communications bus, and finally the SEND state asserts PUSH signal to introduce the data inside the FIFO.




Figure 33. Send data to I2C bloc FSM

#### 4.1.5 ID command state machine

When the DECODE execution of the main FSM decodes the command corresponding to asking for ID string this state machine becomes active. Similar to the other ones this FSM has the states of IDLE, and SEND. In the first the FSM waits for a signal to become active and in the second state the FSM brings the data to the output FIFO.




Figure 34. ID command FSM

#### 4.1.6 Read analog channel state machine

This is perhaps the most complex FSM in the design because when the corresponding command has been received the system must wait for the channel to be read which is an also byte from I2C bus. Once received all the information the FSM must select the analog channel, wait for the ADC to finish conversion, and insert the resulting 10 bits data to the I2C FIFO, divided in two bytes. The diagram of the FSM can be seen in figure 35.




Figure 35. Read analog channel FSM

## 5. TESTS SETUP

In this section we describe the test setup used in order to test all the functionality of the regulators board by the moment. Auxiliary boards have been designed for two main purposes, the first one, to interface a PC with the Regulators Board, simulating the I2C protocol that would give the Control Board, and the second one to simulate the VFE load to the regulators.

### 5.1.1 Communications board

The communications board is based in the DS92LV010 transceiver. It uses the standard printer port of a PC connected directly to the transceiver. Data lines of the paralel port are used for powering the transceivers, signal pin SDA, signal pin SCL and control of direction of SDA, in the same way as used in the FPGA side. All the protocol is build by “bit banging” the data lines of the paralel port. To avoid common mode problems the ground is connected between boards through the cat-5e shielded cable used for the communication. For the complete schematic see **APPENDIX 4: AUXILIARY BOARDS SCHEMATICS AND PCB’s**. The PCB is a small two sided board in order to minimize costs.

### 5.1.2 Load board

The Load board is a simply resistive board with the values calculated to have a power consumption similar to the VFE. For a detailed schematic and PCB see **APPENDIX 4: AUXILIARY BOARDS SCHEMATICS AND PCB’s**. In table 7 there is a description of the current drawn by each load board.

Voltage sides	Resistor load	Current expected
$\pm 1'65V$ A	$2 \Omega$ 3 W	1'65 A
$\pm 1'65V$ D	$15 \Omega$ 1 W	0'22 A
+0'85V D to -1'65V D	$30 \Omega$ 1/4W	0'083 A
+3'3V D to GND	$15 \Omega$ 1 W	0'22 A
+3'3V A to -1'65V A	$60 \Omega$ 1/4W	0'0825 A

**Table 7: Load board consumption**



### 5.1.3 Software

As said in the previous point 5.1.1 all the emulation of the I2C communication protocol is done by software. The software of this project has been done using a free development IDE (see figure 36 ), DevC++ wich uses a windows port of the well known linux C compiler gcc. All the code is C++ and uses the graphical interface libraries called wxWindows. For a detailed code listing see **APPENDIX 3: SOFTWARE.**





Figure 36. Dev C++ IDE

The current version and probably the only one is 0.1 since it's not foreseen to be used in the final detector and it's only for testing purposes. The application has been called CBEmu in honor of the Control Board Emulation functions that perform. In order to access the parallel port under Windows XP the program uses the libraries of WinIO wich permit an old style access to any port.

The graphical interface has been designed to be as simple as possible (see figure 37), when you start the application you see a welcome and licence message and the software opens the port and waits for a user input. It also debugs the parallel port address

range being used which is fixed by software by the moment (most of the PC's use the same range so there has not been any need of changing it).



**Figure 37. CBEmu at startup**

Once something is pressed in the menu bar you get a sliding menu with all the possibilities. In the File menu we have the usual commands, Save Log (which permit to save all the text in the program window to a text file) and Exit (which quits the program). In the I2C test we have very basic functions which are used to test the hardware interface, they are; Power up (which bring power to the data lines that feed the transceivers), SCL and SDA (both of them generates a clock signal in the corresponding data pin). In the Operations menu we have more elaborated commands which start to use the I2C protocol. The first operation, search for devices just sends all the possible addresses (from 1 to 127) to the bus, in write mode, and waits if any of the addresses responds with an acknowledge condition, if so it saves the address and reports it to the user (see figures 38 and 39). The next operation brings a pop-up window with a dialog in order to enter one of the valid addresses reported. This address will be the one used in the rest of the operations. Get board ID operation asks to the device with a concrete command and waits for a response, the response is a string null terminated. This string is a text identifier to know which kind of device is connected to the I2C (see figure 40). Next commands, send Power UP, send Power DOWN and send Power UP FIRST just sends some commands to the FPGA in write mode without waiting for any response

wich will permit to get all the regulators ON, OFF, or all the regulators of the first VFE ON respectively.

The Tests menu hides even more complex operations, the first one, Read Minilab is used in order to read an external acquisition hardware wich connects to the PC through a USB connection and wich will perform analogue readout of temperature probes. The second one is Start temperature test wich will perform an automatic test of the temperature probes read by the minilab and current and voltage reads through FPGA at a fixed rate, these two functions are already under development. The next one is FPGA read channel, this functions shows a dialog window similar to the address selection in order to enter the number of the analog channel wich can be read by the FPGA, it returns the result in plain binary (see figures 41 and 42). Finally the last two Tests that can be done are FPGA data Dump and FPGA Analog channels Dump, they are quite similar, performing a read of all the analog channels connected to the FPGA, buit the first comand sends back the results translated to volage and current depending to wich channel is reading and applying the gain coefficients introduced by the Op Amps, while the last command just returns the voltage measurement (see figure 43).




Figure 38. Operations menu




Figure 39. Search for devices result with one regulators board connected




Figure 40. Get board ID result with a LVPS connected




Figure 41. Analog Channel Selection





Figure 42. Analog Channel Readout



The screenshot shows a software window titled "CBEmu v0.01" with a menu bar containing "File", "I2C test", "Operations", "Tests", and "Help". The main text area displays the following information:

```
-----  
READING FPGA MONITORING DATA FOR ALL CHANNELS...  
-----  
INFO> START OF DATA DUMP...  
INFO> Voltage of Channel 0 = 1171.1 mV  
INFO> Voltage of Channel 1 = 1182.8 mV  
INFO> Voltage of Channel 2 = 11.7 mV  
INFO> Voltage of Channel 3 = 9.8 mV  
INFO> Voltage of Channel 4 = 11.7 mV  
INFO> Voltage of Channel 5 = 11.7 mV  
INFO> Voltage of Channel 6 = 1047.9 mV  
INFO> Voltage of Channel 7 = 1661.8 mV  
INFO> Voltage of Channel 8 = 915.0 mV  
INFO> Voltage of Channel 9 = 1679.4 mV  
INFO> Voltage of Channel 10 = 846.5 mV  
INFO> Voltage of Channel 11 = 1671.6 mV  
INFO> Voltage of Channel 12 = 879.8 mV  
INFO> Voltage of Channel 13 = 1675.5 mV  
INFO> Voltage of Channel 14 = 903.2 mV  
INFO> Voltage of Channel 15 = 1669.6 mV  
INFO> Voltage of Channel 16 = 852.4 mV  
INFO> Voltage of Channel 17 = 1652.0 mV  
INFO> Voltage of Channel 18 = 795.7 mV  
INFO> Voltage of Channel 19 = 1654.0 mV  
INFO> Voltage of Channel 20 = 86.0 mV  
INFO> Voltage of Channel 21 = 1659.8 mV  
INFO> Voltage of Channel 22 = 9.8 mV  
INFO> Voltage of Channel 23 = 1646.1 mV  
INFO> Voltage of Channel 24 = 271.7 mV  
INFO> Voltage of Channel 25 = 1665.7 mV  
INFO> Voltage of Channel 26 = 9.8 mV  
INFO> Voltage of Channel 27 = 56.7 mV  
INFO> Voltage of Channel 28 = 11.7 mV  
INFO> Voltage of Channel 29 = 23.5 mV  
INFO> Voltage of Channel 30 = 11.7 mV  
INFO> Voltage of Channel 31 = 11.7 mV  
INFO> Voltage of Channel 32 Out Of Range  
INFO> Voltage of Channel 33 = 1468.2 mV  
INFO> Voltage of Channel 34 = 9.8 mV  
INFO> Voltage of Channel 35 = 9.8 mV  
INFO> Voltage of Channel 36 = 11.7 mV  
INFO> Voltage of Channel 37 = 11.7 mV  
INFO> Voltage of Channel 38 = 11.7 mV  
INFO> END OF DATA DUMP...  
-----
```

The status bar at the bottom right shows a green indicator light and the time "12:20:43".

Figure 43. FPGA Analog Channels Dump

## 6. PERFORMANCE TESTS

In this chapter there is a small description of the functionality which has been tested by the moment.

### 6.1.1 I2C performance

One of the first worries in the start-up of the prototype was the I2C bus, because it involved a pair of boards which may be tested at the same time and the FPGA had to be programmed to check the communication.

The JTAG programming of the FPGA was successfully tested at the first try (second if you take into account that there were a pair of pins of the FPGA not soldered in the first try), so the next step was to look for the I2C communication.

Slowly but with the flexibility that gave us the programming of the parallel port commands and the flash FPGA we could add more and more instructions to the VHDL code, in the next figures are some examples of the communication achieved.




Figure 44. I2C power up command (SDA=yellow, nRE=blue, SCL=red)




Figure 45. I2C power down command (SDA=yellow, nRE=blue, SCL=red)




Figure 46. I2C ask ID command and partial response (SDA=yellow, nRE=blue, SCL=red)



### 6.1.2 Regulation performance

By the moment all the tests of voltage stability and ripple have been quite good (ripple lower than 100mV), but a longer with power consumption variations test is still under development.

### 6.1.3 Data acquisition with FPGA

The data acquisition with the FPGA using the ADC and the VHDL code has been probed to be very reliable and stable, the only change that was done was the introduction of more delay between the multiplexors setup and the data readout, because it seemed not to have enough time to stabilize.

### 6.1.4 Cooling tests

Cooling tests were performed during July using the regulators board prototype and a VFE prototype in Clermont Ferrand. The tests setup was the same used for the initial debugging but we introduced the metallic heatsinks designed at Clermont with the water pipes. The heatsink structure of the VFE can be seen in a PS VFE in figure 47. In figure 48 and 49 the LVPS heatsink and setup can be observed.






Figure 47. PS VFE cooling



**Figure 48. LVPS heatsinks with prototype board**



**Figure 49. LVPS with cooling system**

The results of the cooling tests were better than what we expected, this regulators can keep working up to 125°C (external temperature), and with no heatsink this temperature can be reached in about a pair of minutes, but that was not seen with the heatsinks, see figure 50.




Figure 50. LVPS cooling tests

As it can be observed in figure 50 with a normal power consumption of around 44W and with the water cooling system on the temperature is below 50°C in the regulators surface and even cooler in other points measured.

## 7. CHRONOGRAM PREVISION

### 7.1 Scheduled Tasks

	Tasks	Time Length Expected
STAGE 1: First prototype design	Understand the requirements of the power supply: <ul style="list-style-type: none"> <li>- Current limitation</li> <li>- Voltage regulation</li> <li>- Temperature monitoring</li> </ul> Preliminary tests with regulators. Selection of analog mux. Selection of ADC. Design of amplifier circuits for sensing with ADC.	1 month
STAGE 2: Defining the hardware	Propose a prototype schematic. <ul style="list-style-type: none"> <li>- Positive regulator blocs.</li> <li>- Negative regulator blocs.</li> <li>- Adaptation blocs.</li> <li>- Analog multiplexor and ADC blocs.</li> <li>- FPGA and communications bloc.</li> </ul>	1 month
STAGE 3: Implementation	Design of the prototype pcb. Production of the pcb. Start-up process of every block except FPGA	2 month
STAGE 4: Firmware	Study of the firmware requirements. VHDL coding of blocs for sensing control and communications protocol. Test with prototype hardware.	3 month
STAGE 5: Final design	Hardware design with problems detected in previous stages. Test the final hardware ready for production.	2 month
Total time		9 months

Table 4. Scheduled tasks

### 7.2 Current status

At the moment of the writing of this document we are at STAGE 5, ready to do the design of the final PCB, with most of the FPGA functions tested on the actual code. And nearly all the hardware tested with some changes in mind to improve the system.

### **7.3 To do list**

This is a list of the things left to finish this project;

- Extensive tests of voltage regulation performance.
- Extensive test of cooling.
- Frequency rejection tests.
- Final PCB design.
- Final prototype test.
- Final VHDL code with triple voting.

## 8. Bibliography and references

- [1] *The LHCb Technical Proposal*. CERN/LHCC 98-4.
- [2] *LHCb Calorimeters Technical Design Report*. CERN/LHCC/2000-0036.
- [3] Ernest Aguiló et al. *Test of Multi-anode Photomultiplier Tubes for the LHCb Scintillator Pad Detector*.
- [4] *SPECS: the Serial Protocol for the Experiment Control System of LHCb*. LHCb note 2003-004.
- [5] *Scintillator Pad Detector Front End Electronics Design*. LHCb note 2000-027.
- [6] *Discriminator ASIC for the SPD VFE of the LHCb calorimeter*. LHCb note 2004-042.
- [7] D. Gascón et al. *A BiCMOS Synchronous Pulse Discriminator for the LHCb calorimeter system*. Proc. 8th Workshop on Electronics for LHC Experiments, Colmar (France), 9-13 September 2002
- [8] X. Cano et al. *Radiation Hardness on Very Front-End of SPD*. Draft.
- [9] N.J. Buchanan and D.M. Gincrich, *Proton Radiation Effects in XC4036XLA Field Programmable Gate Arrays* IEEE Trans. Nucl.Sci., Vol 50, No 2, pp.263-271, 2003.
- [10] L4913 datasheet from STMicroelectronics.
- [11] L7913 datasheet from STMicroelectronics.
- [12] ACTEL APA750 and A54SX32A LANSCE Neutron Test Report. White paper.
- [13] ACTEL In Circuit Programming Application Note.
- [14] *Recent Radiation Damage and Single Event Effect Results for Candidate Spacecraft Electronics* (nsrec01\_W15.pdf).


<http://www.cern.ch>

<http://www.actel.com>

<http://lhcb.cern.ch>


<http://www2.slac.stanford.edu/vvc/theory/fundamental.html>

## **APPENDIX 1: LVPS SCHEMATICS AND PCB**





REGULATORS:


SENSING:

 Facultat de Física Departament de E.C.M.		
Autor:	Albert Comerma	Data: 10/09/04
Fitxer:	LVPS-RBr1.SCH	Rev: 1
Format:	Títol:	Ver: 1
A3	Regulators board.	Full 1 de 4







TEMPERATURE:



ANALOG/DIGITAL CONVERTER:




DELATCHER:




I2C:


FPGA:





ANALOG SWITCHES:



ADDRESS SELECT:




FPGA DECOUPLING:




Facultat de Física Departament de E.C.M.		
Autor:	Albert Comerma	Data: 10/09/04
Fitxer:	LVPS-RBr1.SCH	Rev: 1
Format:	Títol:	Ver: 1
A3	Regulators board.	Full 3 de 4


VFE CONNECTORS:




JTAG:




POWER SUPPLY INPUT:




VREF VOLTAGE CONVERSION:





OUTER TEMPERATURE INPUT:





		Facultat de Física Departament de E.C.M.	
Autor:	Albert Comerma	Data:	10/09/04
Fitxer:	LVPS-RB1.SCH	Rev:	1
Format:	A3	Títol:	Regulators board.
		Ver:	1
			Full 4 de 4


































## **APPENDIX 2: FIRMWARE**



```

1  --Low Voltage Regulator Board controller
2  --Each Channel sampling and communication via differential I2C
3  --Albert & Sebas Jan 2005
4  --Main file
5
6  library IEEE;
7  use IEEE.STD_LOGIC_1164.all;
8  use IEEE.STD_LOGIC_UNSIGNED.all;
9
10 entity main is
11     port(
12         CLK: in  STD_LOGIC;           -- Main
13         system clock input
14         CLK_ADC: out STD_LOGIC;       -- ADC clock
15         output
16         OTR_ADC: in  STD_LOGIC;       -- Out Of
17         Range ADC input
18         DATA_ADC: in  STD_LOGIC_VECTOR (9 downto 0); -- 10 bits
19         of ADC sample
20         Enable: out  STD_LOGIC_VECTOR (10 downto 0); --
21         Multiplexors enable pins
22         ABC: out  STD_LOGIC_VECTOR (2 downto 0); --
23         Multiplexors selection pins
24         INHIBIT: out  STD_LOGIC_VECTOR (23 downto 0); --
25         Regulators Inhibit control
26         PIN_RESET: in  STD_LOGIC;     -- System
27         Reset input
28         SDA: inout  STD_LOGIC;        -- I2C SDA
29         nRE: out  STD_LOGIC;          -- SDA
30         direction control
31         SCL: in  STD_LOGIC;           -- I2C SCL
32         I2C_ADDRESS: in  STD_LOGIC_VECTOR (5 downto 0); -- I2C
33         Adress switches
34         FAULT: in  STD_LOGIC;         -- Adc
35         delatcher input
36         ADC_SHDWN: out  STD_LOGIC;    -- Adc
37         delatcher control
38         LED: out  STD_LOGIC           -- Led
39         output
40     );
41 end main;
42
43 architecture Structure of main is
44     Component comptador is           -- A Big
45     counter for driving              -- led
46     port(                             -- of main
47         CLK : in  STD_LOGIC;          -- of main
48         clock to a slower one
49         nRESET : in  STD_LOGIC;
50         Q_MSB : out  STD_LOGIC;
51         Q_4DIV : out  STD_LOGIC
52     );
53     end component;
54
55     component slave_i2c is           -- I2C slave
56     fsm.
57     port(
58         DEVICE: in  STD_LOGIC_VECTOR(6 DOWNT0 0); --SLAVE
59         ADDRESS TO IMPLEMENT
60         CLK,nRESET: in  std_logic;
61         pinSCL:IN  STD_LOGIC;
62         pinSDA:INOUT  STD_LOGIC ;

```

```

48     nRE: out std_logic;           --1 if SDA
      is acting as an output or 0 otherwise.
49     nreset_fifo: in std_logic;
50     New_data_available: OUT STD_LOGIC;  --positive
      pulse when new data is written to this device
51     Data_out: OUT STD_LOGIC_VECTOR(7 DOWNT0 0);  --last data
      written to this device
52     Data_in: in STD_LOGIC_VECTOR(7 DOWNT0 0);  --data to
      send in the following read accesses
53     PUSH: IN STD_LOGIC
54     );
55     end component;
56
57     component fsm is           -- fsm for
      data input processing
58     port(
59         fifo_nRESET: out STD_LOGIC;
60         CLK : in STD_LOGIC;
61         NEW_DATA: in STD_LOGIC;
62         nRESET : in STD_LOGIC;
63         DATA_IN : in STD_LOGIC_VECTOR (7 downto 0);
64         DATA_OUT : out STD_LOGIC_VECTOR (7 downto 0);
65         PUSH : out STD_LOGIC;
66         CLK_ADC: in STD_LOGIC;           -- ADC clock
      input
67         OTR_ADC: in STD_LOGIC;           -- Out Of
      Range ADC input
68         DATA_ADC: in STD_LOGIC_VECTOR (9 downto 0);  -- 10 bits
      of ADC sample
69         Enable: out STD_LOGIC_VECTOR (10 downto 0);  --
      Multiplexors enable pins
70         ABC: out STD_LOGIC_VECTOR (2 downto 0);  --
      Multiplexors selection pins
71         INHIBIT: out STD_LOGIC_VECTOR (23 downto 0)
72     );
73     end component;
74
75     component reset is
76     port(
77         CLK: in STD_LOGIC;
78         IN_RESET: in STD_LOGIC;
79         nRESET: out STD_LOGIC
80     );
81     end component;
82
83     Signal Q: STD_LOGIC;
84     Signal NEW_DATA: STD_LOGIC;
85     Signal Data_in: STD_LOGIC_VECTOR(7 downto 0);
86     Signal Data_out: STD_LOGIC_VECTOR(7 downto 0);
87     Signal PUSH: STD_LOGIC;
88     Signal nRESET: STD_LOGIC;
89     Signal DEVICE: STD_LOGIC_VECTOR (6 downto 0) := "1000000";
90     Signal Clock_conv: STD_LOGIC;
91     Signal fifo_nRESET: STD_LOGIC;
92     Signal COUNT: integer := 0;
93
94     begin
95
96         RES1: reset
97         port map (CLK, PIN_RESET, nRESET);
98
99         CNT1: comptador
100        port map (CLK, nRESET, Q, Clock_conv);
101
102        I2C1: slave_i2c

```

```
103     port map (DEVICE, CLK, nRESET, SCL, SDA, nRE, fifo_nRESET, NEW_DATA,
Data_In, Data_Out, PUSH);
104
105     FSM1: fsm
106     port map (fifo_nRESET, CLK, NEW_DATA, nRESET, Data_In, Data_Out,
PUSH, Clock_conv, OTR_ADC, DATA_ADC, Enable, ABC, INHIBIT);
107
108     LED <= Q;
109     DEVICE(6) <= '1';
110     DEVICE(5 downto 0) <= I2C_ADDRESS;
111     CLK_ADC <= Clock_conv;
112
113
114     adc_fault: process (CLK, nRESET)
115     begin
116         if nRESET = '0' then
117             ADC_SHDWN <= '1';
118         --     elsif CLK'event and CLK='1' then
119         --         if (FAULT = '0') then
120         --             if (COUNT < 50) then
121         --                 ADC_SHDWN <='1';
122         --                 COUNT <= COUNT + 1;
123         --             else
124         --                 ADC_SHDWN <='0';
125         --             end if;
126         --         else
127         --             ADC_SHDWN <= '0';
128         --             COUNT <= 0;
129         --         end if;
130     end if;
131     end process adc_fault;
132
133 end Structure;
```

```

1  -----
2  --
3  -- Title      : reset
4  -- Author     : albert
5  -- Company    : UB
6  --
7  -----
8
9  library IEEE;
10 use IEEE.STD_LOGIC_1164.all;
11 use IEEE.STD_LOGIC_UNSIGNED.all;
12
13 entity reset is
14     port(
15         CLK : in  STD_LOGIC;
16         IN_RESET : in  STD_LOGIC;
17         nRESET : out STD_LOGIC
18     );
19 end reset;
20
21 architecture structure of reset is
22
23     component tmr_flipflop is
24         port(
25             clk : in  std_logic;
26             enable: in  std_logic;
27             nReset: in  std_logic;
28             Set: in  std_logic;
29             D: in  std_logic;
30             Q: out  std_logic
31         );
32     end component;
33
34     --signals here
35
36     Signal reset_intermig: std_logic;
37     Signal reset_intermig2: std_logic;
38     Signal no_reset_int: std_logic;
39
40     begin
41
42         FLIP1: tmr_flipflop
43         port map (CLK, '1', '1', '1', no_reset_int, reset_intermig);
44
45         FLIP2: tmr_flipflop
46         port map (CLK, '1', '1', '1', reset_intermig, reset_intermig2);
47
48         nRESET <= no_reset_int and reset_intermig2;
49         -- no_reset_int <= not IN_RESET;           --if input reset active for "1"
50
51         no_reset_int <= IN_RESET;                 --if input reset active for "0"
52     end structure;
53

```

```
1  -----
2  -----
3  --
4  -- Title      : comptador
5  -- Design     : v2.0
6  -- Author     : albert
7  -- Company    : UB
8  -----
9  -----
10 library IEEE;
11 use IEEE.STD_LOGIC_1164.all;
12 use IEEE.STD_LOGIC_UNSIGNED.all;
13
14 entity comptador is
15     generic (LONGITUD: integer := 23);
16     port(
17         CLK : in STD_LOGIC;
18         nRESET : in STD_LOGIC;
19         Q_MSB : out STD_LOGIC;
20         Q_4DIV : out STD_LOGIC
21     );
22 end comptador;
23
24 architecture comptador of comptador is
25 begin
26     process (CLK, nRESET)
27         variable Qint : STD_LOGIC_VECTOR (LONGITUD downto 0);
28     begin
29         if nRESET = '0' then
30             Qint := (others => '0');
31         else
32             if CLK'event and CLK='1' then Qint:=Qint+1;
33             end if;
34         end if;
35         Q_MSB <= Qint(LONGITUD);
36         Q_4DIV <= Qint(1);
37     end process;
38 end comptador;
39
```

```

1  -----
2  --
3  -- Title           : fsm
4  -- Design          : Low Voltage Power Supply, Regulators Board Control
5  -- Author           : Albert Comerma
6  -- Company          : UB
7  --
8  -----
9
10 library IEEE;
11 use IEEE.STD_LOGIC_1164.all;
12 use IEEE.STD_LOGIC_UNSIGNED.all;
13 use IEEE.STD_LOGIC_ARITH.all;
14
15 entity fsm is
16     port(
17         fifo_nRESET : out STD_LOGIC;           -- Control
18         of i2c fifo reset pin
19         CLK : in STD_LOGIC;                   -- Clock
20         input
21         NEW_DATA: in STD_LOGIC;               -- New data
22         at i2c register present
23         nRESET : in STD_LOGIC;               -- Reset
24         DATA_IN : in STD_LOGIC_VECTOR (7 downto 0); -- Data in
25         from i2c
26         DATA_OUT : out STD_LOGIC_VECTOR (7 downto 0); -- Data out
27         to i2c fifo
28         PUSH : out STD_LOGIC;                -- Control
29         signal for i2c fifo write
30         CLK_ADC: in STD_LOGIC;               -- ADC clock
31         input
32         OTR_ADC: in STD_LOGIC;                -- Out Of
33         Range ADC input
34         DATA_ADC: in STD_LOGIC_VECTOR (9 downto 0); -- 10 bits
35         of ADC sample
36         Enable: out STD_LOGIC_VECTOR (10 downto 0); --
37         Multiplexors enable pins
38         ABC: out STD_LOGIC_VECTOR (2 downto 0); --
39         Multiplexors selection pins
40         INHIBIT: out STD_LOGIC_VECTOR (23 downto 0)
41     );
42 end fsm;
43
44 architecture behave of fsm is
45
46     -- main fsm state definitions and control signals
47     type STATE is (IDLE, DECODE, EXECUTE);
48     signal CURRENT_STATE, NEXT_STATE : STATE;
49     signal UNKNOWN_COMMAND, COMMAND_FINISHED : STD_LOGIC;
50     signal ask_id : STD_LOGIC;
51     signal ask_read : STD_LOGIC;
52     signal send_data : STD_LOGIC;
53     signal SENT_BYTES : integer;
54     signal ticks : integer;
55     signal DATA : STD_LOGIC_VECTOR(9 downto 0);
56     signal send_data_req_id : STD_LOGIC;
57     signal send_data_req_read : STD_LOGIC;
58     -- id fsm state definitions and control signals
59     type ID_STATE is (IDLE, SEND);
60     signal ID_CURRENT_STATE, ID_NEXT_STATE : ID_STATE;
61     -- send to i2c fsm state definitions and control signals
62     type SEND_STATE is (IDLE, LOAD, SEND);
63     signal SEND_CURRENT_STATE, SEND_NEXT_STATE : SEND_STATE;

```

```

53  -- read fsm state definitions and control signals
54  type READ_STATE is (IDLE, SETMUX, WAIT_ADC, SEND);
55  signal READ_CURRENT_STATE, READ_NEXT_STATE : READ_STATE;
56  -- table of constants to use in i2c routines (commands and static data)
57  constant ID : String(1 to 31) := "LVPS Regulators Board fw. v0.02";
58  constant ID_COMMAND : std_logic_vector(7 downto 0) := X"FA";
59  constant POWU_COMMAND : std_logic_vector(7 downto 0) := X"FB";
60  constant POWD_COMMAND : std_logic_vector(7 downto 0) := X"FC";
61  constant POWU_ONE_COMMAND : std_logic_vector(7 downto 0) := X"FD";
62  constant READ_COMMAND : std_logic_vector(7 downto 0) := X"FE";
63  -- function to convert character to standard logic vector
64  function Char2SLV8 (c : character) return std_logic_vector is
65  begin
66  return std_logic_vector(conv_unsigned(character'pos(c),8));
67  end function;
68
69  begin
70  -- main fsm implementation
71  main_fsm_reg: process (CLK, nRESET)
72  begin
73  if nRESET = '0' then
74  fifo_nRESET <= '0';
75  CURRENT_STATE <= IDLE;
76  UNKNOWN_COMMAND <= '0';
77  INHIBIT <= (others => '1');
78  send_data <= '0';
79  ask_id <= '0';
80  ask_read <= '0';
81
82  elsif CLK'event and CLK='1'
83  then CURRENT_STATE <= NEXT_STATE;
84  case CURRENT_STATE is
85  when IDLE => fifo_nRESET <= '1';
86  UNKNOWN_COMMAND <= '0';
87  COMMAND_FINISHED <= '1';
88  ask_id <= '0';
89  ask_read <= '0';
90  send_data <= '0';
91  when DECODE => case DATA_IN is
92  when ID_COMMAND => ask_id <= '1';
93  COMMAND_FINISHED <= '0';
94  when POWU_COMMAND => INHIBIT <= (others =>
'0');
95  when POWD_COMMAND => INHIBIT <= (others =>
'1');
96  when POWU_ONE_COMMAND => INHIBIT <=
"111111110001001101111110";
97  when READ_COMMAND => ask_read <= '1';
98  COMMAND_FINISHED <= '0'
;
99  when others => UNKNOWN_COMMAND <= '1';
100  end case;
101
102  when EXECUTE => if (ask_id = '1') then
103  if (SENT_BYTES > 32) then
104  COMMAND_FINISHED <= '1';
105  ask_id <= '0';
106  end if;
107  elsif (ask_read = '1') then
108  if (SENT_BYTES > 2) then
109  COMMAND_FINISHED <= '1';
110  ask_read <= '0';
111  end if;
112  end if;
113  send_data <= send_data_req_id or
send_data_req_read;

```

```

114         when others => COMMAND_FINISHED <= '1';
115                 UNKNOWN_COMMAND <= '1';
116                 fifo_nRESET <= '0';
117     end case;
118     end if;
119 end process main_fsm_reg;
120
121 main_fsm_proc: process (CURRENT_STATE, NEW_DATA, UNKNOWN_COMMAND,
COMMAND_FINISHED)
122     begin
123         NEXT_STATE<=CURRENT_STATE;
124         case CURRENT_STATE is
125             when IDLE => if (NEW_DATA = '1') then
126                 NEXT_STATE <= DECODE;
127             end if;
128             when DECODE => if (UNKNOWN_COMMAND = '1') then
129                 NEXT_STATE <= IDLE;
130             else
131                 NEXT_STATE <= EXECUTE;
132             end if;
133             when EXECUTE => if (COMMAND_FINISHED = '1') then
134                 NEXT_STATE <= IDLE;
135             else
136                 NEXT_STATE <= CURRENT_STATE;
137             end if;
138         end case;
139     end process main_fsm_proc;
140
141 -- id comand state machine
142
143 id_fsm_reg: process (CLK, nRESET)
144     begin
145         if nRESET = '0' then
146             ID_CURRENT_STATE <= IDLE;
147         elsif CLK'event and CLK='1'
148         then ID_CURRENT_STATE <= ID_NEXT_STATE;
149         case ID_CURRENT_STATE is
150             when IDLE => send_data_req_id <= '0';
151             when SEND => send_data_req_id <= '1';
152         end case;
153     end if;
154 end process id_fsm_reg;
155
156 id_fsm_proc: process (ID_CURRENT_STATE, ASK_ID, SENT_BYTES)
157     begin
158         ID_NEXT_STATE<=ID_CURRENT_STATE;
159         case ID_CURRENT_STATE is
160             when IDLE => if (ask_id = '1') then
161                 ID_NEXT_STATE <=SEND;
162             end if;
163             when SEND => if (sent_bytes > 31) then
164                 ID_NEXT_STATE <= IDLE;
165             end if;
166         end case;
167     end process id_fsm_proc;
168
169 -- send data to i2c state machine
170
171 send_fsm_reg: process (CLK, nRESET)
172     begin
173         if nRESET = '0' then
174             SEND_CURRENT_STATE <= IDLE;
175             SENT_BYTES <= 1;
176             PUSH <= '0';
177         elsif CLK'event and CLK='1'

```



```

178     then SEND_CURRENT_STATE <= SEND_NEXT_STATE;
179     case SEND_CURRENT_STATE is
180         when IDLE => SENT_BYTES <= 1;
181             PUSH <= '0';
182         when LOAD => if (ask_id = '1') then
183             if (SENT_BYTES > 31) then
184                 DATA_OUT <= (others => '0');
185             else DATA_OUT <= Char2SLV8(ID(SENT_BYTES));
186             end if;
187             elsif (ask_read = '1') then
188                 if (SENT_BYTES = 1) then
189                     DATA_OUT <= (others => '0');
190                     DATA_OUT(7) <= DATA(9);
191                     DATA_OUT(6) <= DATA(8);
192                 else
193                     DATA_OUT <= DATA(7 downto 0);
194                 end if;
195             end if;
196             SENT_BYTES <= SENT_BYTES + 1;
197             PUSH <= '0';
198         when SEND => PUSH <= '1';
199     end case;
200 end if;
201 end process send_fsm_reg;
202
203 send_fsm_proc: process (SEND_CURRENT_STATE, SEND_DATA)
204 begin
205     SEND_NEXT_STATE<=SEND_CURRENT_STATE;
206     case SEND_CURRENT_STATE is
207         when IDLE => if (SEND_DATA = '1') then
208             SEND_NEXT_STATE <= LOAD;
209         end if;
210         when LOAD => if (SEND_DATA = '0') then
211             SEND_NEXT_STATE <= IDLE;
212         else
213             SEND_NEXT_STATE <= SEND;
214         end if;
215         when SEND => SEND_NEXT_STATE <= LOAD;
216     end case;
217 end process send_fsm_proc;
218
219 -- read channel state machine
220
221 read_fsm_reg: process (CLK, nRESET)
222 begin
223     if nRESET = '0' then
224         READ_CURRENT_STATE <= IDLE;
225         ticks <= 0;
226         send_data_req_read <= '0';
227         Enable <= (others => '1');
228     elsif CLK'event and CLK='0'
229     then READ_CURRENT_STATE <= READ_NEXT_STATE;
230     case READ_CURRENT_STATE is
231         when IDLE => send_data_req_read <= '0';
232         ticks <= 0;
233         when SETMUX => ABC(0) <= DATA_IN(0);
234             ABC(1) <= DATA_IN(1);
235             ABC(2) <= DATA_IN(2);
236             case DATA_IN(6 downto 3) is
237                 when "0000" => Enable <= "000011111110";
238                 when "0001" => Enable <= "100011111011";
239                 when "0010" => Enable <= "001011110111";
240                 when "0011" => Enable <= "101011101111";
241                 when "0100" => Enable <= "000111011111";
242                 when "0101" => Enable <= "100110111111";

```

```

243             when "0110" => Enable <= "001101111111";
244 --             when "0111" => Enable <= "111011111111";
245 --             when "1000" => Enable <= "110111111111";
246 --             when "1001" => Enable <= "101111111111";
247 --             when "1010" => Enable <= "011111111111";
248             when others => Enable <= "000011111111";
249         end case;
250     when WAIT_ADC => if (ticks < 200) then
251         ticks <= ticks + 1;
252     end if;
253     if (ticks = 200) then
254         if (OTR_ADC = '1') then
255             DATA <= (others => '1');
256         else
257             DATA <= DATA_ADC;
258         end if;
259     end if;
260     when SEND => send_data_req_read <= '1';
261 end case;
262 end if;
263 end process read_fsm_reg;
264
265 read_fsm_proc: process (READ_CURRENT_STATE, ASK_READ, NEW_DATA,
ticks, SENT_BYTES)
266 begin
267     READ_NEXT_STATE<=READ_CURRENT_STATE;
268     case READ_CURRENT_STATE is
269     when IDLE => if (ask_read = '1') then
270         if (new_data = '1') then
271             READ_NEXT_STATE <= SETMUX;
272         end if;
273     end if;
274     when SETMUX => READ_NEXT_STATE <= WAIT_ADC;
275     when WAIT_ADC => if (ticks = 200) then
276         READ_NEXT_STATE <= SEND;
277     end if;
278     when SEND => if (SENT_BYTES > 1) then
279         READ_NEXT_STATE <= IDLE;
280     end if;
281     end case;
282 end process read_fsm_proc;
283
284 end behave;

```

```

1  --I2C slave controller
2  --When a byte of data is written, an active-high pulse is asserted in
3  signal new_data_available for a clock cycle,
4  --while data can be read in signal data_out
5  --Data to send in read accesses is taken from a fifo. To push data in
6  this fifo, use signal PUSH and the bus 'data_in'
7
8  library IEEE;
9  use IEEE.STD_LOGIC_1164.all;
10 use IEEE.STD_LOGIC_ARITH.ALL;
11 use ieee.std_logic_unsigned.all;
12
13 entity slave_i2c is
14     PORT(
15         DEVICE : in STD_LOGIC_VECTOR (6 downto 0); -- Slave address
16         CLK,nRESET : in std_logic;
17         --prova : out std_logic;
18         pinSCL :IN STD_LOGIC;
19         pinSDA :INOUT STD_LOGIC;
20         nRE : out std_logic;      --1 if SDA is acting as an output or 0
21         otherwise.
22         nreset_fifo : in std_logic; --to erase all data stored in the
23         fifo
24         New_data_available : OUT STD_LOGIC; --positive pulse when new
25         data is written to this device
26         Data_out : OUT STD_LOGIC_VECTOR(7 DOWNT0 0);    --last data
27         written to this device
28         Data_in : in STD_LOGIC_VECTOR(7 DOWNT0 0); --data to send in
29         the following read accesses
30         PUSH : in STD_LOGIC
31     );
32 END SLAVE_I2C;
33
34 architecture behav of SLAVE_I2C is
35     --tmr register declaration to store state signals
36     component tmr_state is
37         generic (N: integer:=2); -- (N>=2)
38         port(
39             clk : in std_logic;
40             enable: in std_logic;
41             nReset: in std_logic; -- a reset makes all outputs equal to
42             0, except LSB (for one hot encoding, 000..001 should be the idle state)
43             D: in std_logic_vector(N-1 downto 0);
44             Q: out std_logic_vector(N-1 downto 0)
45         );
46     end component;
47     component tmr_reg is
48         generic (N: integer:=2); -- (N>=2)
49         port(
50             clk : in std_logic;
51             enable: in std_logic;
52             nReset: in std_logic;
53             D: in std_logic_vector(N-1 downto 0);
54             Q: out std_logic_vector(N-1 downto 0)
55         );
56     end component;
57     component TMR_flipflop is
58         port(
59             clk : in std_logic;
60             enable: in std_logic;
61             nReset: in std_logic;
62             set: in std_logic;
63             D: in std_logic;
64             Q: out std_logic
65         );

```

```

58     end component;
59     constant Vcc: std_logic := '1';
60     constant GND: std_logic := '0';
61     signal nRE_a: std_logic;
62     --Signals for synchronization purposes
63     signal pinSDA_ntrst, pinSCL_ntrst, pinSDA0, pinSCL0, sync_pinSCL,
sync_pinSDA : std_logic;
64     --start and stop condition related signals
65     constant SC_SDA_high: std_logic_vector(1 downto 0) := "01";
66     constant SC_SDA_low: std_logic_vector(1 downto 0) := "10";
67     --type state_StartStop_conditions is (SC_SDA_high, SC_SDA_low);
68     signal state_startstop, next_state_startstop: std_logic_vector(1
downto 0); --: state_StartStop_conditions;
69     signal start_condition, stop_condition, next_start_condition,
next_stop_condition: std_logic; --a pulse when a start or stop
condition is detected
70     --main state machine
71     constant CO_idle: std_logic_vector( 4 downto 0) := "00001";
72     constant CO_addressing: std_logic_vector(4 downto 0) := "00010";
73     constant CO_write: std_logic_vector(4 downto 0) := "00100";
74     constant CO_not_addressed: std_logic_vector(4 downto 0) := "01000";
75     constant CO_read: std_logic_vector(4 downto 0) := "10000";
76     --type state_slave_control is
(CO_idle, CO_addressing, CO_read, CO_write, CO_not_addressed);
77     signal state_control, next_state_control: std_logic_vector(4 downto 0
); --: state_slave_control;
78     signal enable_read, enable_write: std_logic;
79     --signals for the address cycle
80     constant AD_idle: std_logic_vector(5 downto 0) := "000001";
81     constant AD_wait_SCL_low: std_logic_vector(5 downto 0) := "000010";
82     constant AD_wait_SCL_high: std_logic_vector(5 downto 0) := "000100";
83     constant AD_wait_beginACK: std_logic_vector(5 downto 0) := "001000";
84     constant AD_ACK: std_logic_vector(5 downto 0) := "010000";
85     constant AD_ACK_end: std_logic_vector(5 downto 0) := "100000";
86     --type state_addressing is (AD_idle, AD_wait_SCL_low, AD_wait_SCL_high, AD_wait_begin
ACK_end);
87     signal state_addr, next_state_addr: std_logic_vector(5 downto 0); --
state_addressing;
88     signal end_addressing, next_end_addressing: std_logic;
89     alias begin_addressing is start_condition; --addressing starts just
after an start condition
90     signal shift_register_addr, next_shift_register_addr:
std_logic_vector(7 downto 0);
91     alias RnW is shift_register_addr(0); alias addressed_device is
shift_register_addr(7 downto 1);
92     signal SDA_addr, nRE_addr: std_logic;
93     signal nRE_preread0, nRE_preread1, nRE_preread2: std_logic;
94     signal next_reset_addressed_bits,
next_enable_increment_addressed_bits: std_logic;
95     --write cycle related signals
96     constant W_idle: std_logic_vector(4 downto 0) := "00001";
97     constant W_wait_SCL_high: std_logic_vector(4 downto 0) := "00010";
98     constant W_wait_SCL_low: std_logic_vector(4 downto 0) := "00100";
99     constant W_wait_ACK_begin: std_logic_vector(4 downto 0) := "01000";
100    constant W_wait_ACK_end: std_logic_vector(4 downto 0) := "10000";
101    --type state_write_cycle is (W_idle, W_wait_SCL_high, W_wait_SCL_low, W_wait_ACK_begi
d);
102    signal state_write, next_state_write: std_logic_vector(4 downto 0);
--state_write_cycle;
103    signal shift_register_Write, next_shift_register_write:
std_logic_vector(7 downto 0);
104    signal next_reset_writen_bits, next_enable_increment_writen_bits:
std_logic;
105    signal next_new_data_Available: std_logic;
106    signal SDA_write, nRE_write: std_logic;

```

```

107     --read cycle signals
108     constant R_idle: std_logic_vector(7 downto 0)      :=
"00000001";
109     constant R_read_fifo_request: std_logic_vector(7 downto 0) :=
"00000010";
110     constant R_read_fifo: std_logic_vector(7 downto 0)      :=
"00000100";
111     constant R_put_bit: std_logic_vector(7 downto 0)        :=
"00001000";
112     constant R_wait_SCL_low: std_logic_vector(7 downto 0)    :=
"00010000";
113     constant R_begin_ACK: std_logic_vector(7 downto 0)      :=
"00100000";
114     constant R_end_ACK: std_logic_vector(7 downto 0)        :=
"01000000";
115     constant wait_stop_condition: std_logic_vector(7 downto 0) :=
"10000000";
116     --type state_read_cycle is (R_idle,R_read_fifo_request,R_read_fifo,
R_put_bit, R_wait_SCL_low,R_begin_ACK,R_end_ACK);
117     signal state_read, next_state_read:std_logic_vector(7 downto 0);--:
state_read_cycle;
118     signal next_reset_read_bits, next_enable_increment_read_bits:
std_logic;
119     signal next_nrd_fifo: std_logic;
120     signal shift_register_read, next_shift_register_read:
std_logic_vector(7 downto 0);
121     signal SDA_read,nRE_read: std_logic;
122     --counter for shifted bits
123     --signal reset_addressed_bits, enable_increment_addressed_bits:
std_logic;
124     --signal reset_writen_bits, enable_increment_writen_bits:std_logic;
125     --signal reset_read_bits, enable_increment_read_bits: std_logic;
126     signal reset_shifted_bits, next_reset_shifted_bits: std_logic;
127     signal next_enable_increment_shifted_bits,
enable_increment_shifted_bits: std_logic;
128     signal next_shifted_bits_counter,shifted_bits_counter:
std_logic_vector(2 downto 0);
129     --component definition and fifo related signals
130     COMPONENT TMR_slave_fifo_out IS      port( data : in std_logic_vector
(7 downto 0); q : out
131         std_logic_vector(7 downto 0);wrreq, rdreq, WClock, RClock :
132         in std_logic; FULL, EMPTY : out std_logic; --ACLR : in
std_logic,
133         reset:in std_logic
134         );
135     end component;
136     signal npush, nRd_fifo,fifo_empty: std_logic;
137     signal data_to_send: std_logic_vector(7 downto 0);
138     begin
139
140     --synchronization of I/O signals
141     pinSDA_nrst<='0' when pinSDA='0' else '1';
142     pinSCL_nrst<='0' when pinSCL='0' else '1';
143     U7: tmr_flipflop port map(
144         clk=>clk, nreset=>Vcc, set=>nreset, enable=>Vcc,
145         D=>pinSDA_nrst,Q=>pinSDA0
146     );
147     U8: tmr_flipflop port map(
148         clk=>clk, nreset=>Vcc, set=>nreset, enable=>Vcc,
149         D=>pinSDA0,Q=>sync_pinSDA
150     );
151     U9: tmr_flipflop port map(
152         clk=>clk, nreset=>Vcc, set=>nreset, enable=>Vcc,
153         D=>pinSCL_nrst,Q=>pinSCL0
154     );

```

```

155     U10: tmr_flipflop port map(
156         clk=>clk, nreset=>Vcc, set=>nreset, enable=>Vcc,
157         D=>pinSCL0,Q=>sync_pinSCL
158     );
159
160
161
162     --start and stop conditions
163     process(state_startstop, sync_pinSDA, sync_pinSCL)
164     begin
165         next_state_startstop<=state_startstop;
166         next_start_condition<='0';next_stop_condition<='0';
167         case state_startstop is
168             when SC_SDA_low=>
169                 if sync_pinSDA/= '0' then
170                     next_state_startstop<=SC_SDA_high;
171                     if sync_pinSCL/= '0' then
172                         next_stop_condition<='1';
173                     end if;
174                 end if;
175             when SC_SDA_high=>
176                 if sync_pinSDA= '0' then
177                     next_state_startstop<=SC_SDA_low;
178                     if sync_pinSCL/= '0' then
179                         next_start_condition<='1';
180                     end if;
181                 end if;
182             when others=> --
183         end case;
184     end process;
185     U2: tmr_state generic map(2)
186     port map(
187         clk =>clk,  enable=>Vcc,nReset=>nreset,
188         D=>next_state_startstop,
189         Q=>state_startstop
190     );
191
192     U99:tmr_flipflop port map(
193         clk=>clk,enable=>Vcc,nReset=>nreset,set=>Vcc,
194         D=>next_start_condition,Q=>start_condition);
195     U90:tmr_flipflop port map(
196         clk=>clk,enable=>Vcc,nReset=>nreset,set=>Vcc,
197         D=>next_stop_condition,Q=>stop_condition);
198
199     --main fsm
200     process(state_control,start_condition,stop_condition,end_addressing,
addressed_device,Rnw)
201     begin
202         next_state_control<=state_control;
203         if state_control=CO_addressing and end_addressing='1' then
204             if addressed_device/=device then next_state_control<=
CO_not_addressed;
205             elsif Rnw='0' then next_state_control<=CO_write;
206             else next_state_control<=CO_read;
207             end if;
208         end if;
209         if start_condition='1' then
210             next_state_control<=CO_addressing;
211         elsif stop_condition='1' then
212             next_State_control<=CO_idle;
213         end if;
214     end process;
215
216     U3: tmr_state generic map(5)
217     port map(

```

```

218     clk =>clk,  enable=>Vcc,nReset=>nreset,
219     D=>next_state_control,
220     Q=>state_control
221 );
222
223
224 process(clk,nreset)
225 begin
226     if nreset='0' then
227         --state_control<=CO_idle;
228         enable_read<='0';  enable_write<='0';
229     elsif clk'event and clk='1' then
230         --state_control<=next_state_control;
231         enable_read<='0';  enable_write<='0';
232         case state_control is
233             when CO_idle=>
234             when CO_addressing=>
235             when CO_read=>
236                 enable_read<='1';
237             when CO_write=>
238                 enable_write<='1';
239             when CO_not_addressed=>
240             when others=>
241         end case;
242     end if;
243 end process;
244
245 --address cycle
246 process(state_addr,begin_addressing, sync_pinSCL, sync_pinSDA,
shifted_bits_counter, shift_register_addr)
247 begin
248     next_state_addr<=state_addr;
249     next_shift_register_addr<=shift_register_addr;
250     next_end_addressing<='0';  next_reset_addressed_bits<='0';
next_enable_increment_addressed_bits<='0';
251     case state_addr is
252         when AD_idle=>
253             if begin_addressing='1' then
254                 next_state_addr<=AD_wait_SCL_low;
255                 next_reset_addressed_bits<='1';
256             end if;
257         when AD_wait_SCL_low=>
258             if sync_pinSCL='0' then
259                 next_state_addr<=AD_wait_SCL_high ;
260             end if;
261         when AD_wait_SCL_high=>
262             if sync_pinSCL/='0' then
263                 next_enable_increment_addressed_bits<='1';
264                 next_shift_register_addr<=shift_register_addr(6 downto 0
)&sync_pinSDA;
265             if shifted_bits_counter/=7 then
266                 next_state_addr<=AD_wait_SCL_low ;
267             else
268                 next_state_addr<=AD_wait_beginACK;
269             end if;
270         end if;
271         when AD_wait_beginACK=>
272             if sync_pinSCL='0' then
273                 next_state_addr<=AD_ACK;
274             end if;
275         when AD_ACK=>
276             if sync_pinSCL/='0' then
277                 next_state_addr<=AD_ACK_end;
278             end if;
279         when AD_ACK_end=>

```

```

280         if sync_pinSCL='0' then
281             next_state_addr<=AD_idle;
282             next_end_addressing<='1';
283         end if;
284         when others=>
285             end case;
286     end process;
287     --prova
288     process(clk)
289     begin
290         if clk'event and clk='1' then
291             nRE_preread0<=end_addressing;
292             nRE_preread1<=nRE_preread0;
293             nRE_preread2<=nRE_preread1;
294         end if;
295     end process;
296
297     U4: tmr_state generic map(6)
298     port map(
299         clk =>clk, enable=>Vcc,nReset=>nreset,
300         D=>next_state_addr,
301         Q=>state_addr
302     );
303
304     process(clk,nreset)
305     begin
306         if nreset='0' then
307             --state_addr<=AD_idle;
308             end_addressing<='0';
309             --reset_addressed_bits<='0';
310             enable_increment_addressed_bits<='0';
311             -- shift_register_addr<=(others=>'0');
312             SDA_addr<='1';
313             nRE_addr<='0';
314         elsif clk'event and clk='1' then
315             --state_addr<=next_state_addr;
316             end_addressing<=next_end_addressing;
317             -- shift_register_addr<=next_shift_register_addr;
318             -- reset_addressed_bits<=next_reset_addressed_bits;
319             --
320             enable_increment_addressed_bits<=next_enable_increment_addressed_bits;
321             if (state_addr=AD_ACK or state_addr=AD_ACK_end) and
322             addressed_device=device then
323                 SDA_addr<='0';
324                 nRE_addr<='1';
325             else SDA_addr<='1'; nRE_addr<='0';
326             end if;
327         end if;
328     end process;
329     --counter for shifted bits
330     next_reset_shifted_bits<=not(next_reset_read_bits or
331     next_reset_addressed_bits or next_reset_writen_bits);
332     next_enable_increment_shifted_bits<=next_enable_increment_read_bits
333     or next_enable_increment_writen_bits or
334     next_enable_increment_addressed_bits;
335     next_shifted_bits_counter<=shifted_bits_counter+1;
336     U12: TMR_flipflop port map(clk=>clk, nreset=>nreset, enable=>Vcc,set
337     =>Vcc,D=>next_reset_shifted_bits,Q=>reset_shifted_bits);
338     U15: TMR_flipflop port map(clk=>clk, nreset=>nreset, enable=>Vcc,set
339     =>Vcc,D=>next_enable_increment_shifted_bits,Q=>
340     enable_increment_shifted_bits);
341     U20: TMR_reg generic map(3) port map(
342         clk=>clk, nreset=>reset_shifted_bits, enable=>
343     enable_increment_shifted_bits,
344         D=>next_shifted_bits_counter, Q=>shifted_bits_counter);

```



```

335
336
337   --write cycle
338   process(state_write, sync_pinSDA, sync_pinSCL, shifted_bits_counter,
enable_write, shift_register_write)
339   begin
340     next_state_write<=state_Write;
341     next_new_data_available<='0';
342     next_reset_writen_bits<='0';next_enable_increment_writen_bits<=
'0';
343     next_shift_Register_write<=shift_register_write;
344     if enable_write='0' then next_state_write<=W_idle;
345     else
346       case state_write is
347         when W_idle=>
348           if enable_write='1' then
349             next_state_write<=W_wait_SCL_high;
350             next_reset_writen_bits<='1';
351           end if;
352         when W_wait_SCL_high =>
353           if sync_pinSCL/='0' then
354             next_state_write<=W_wait_SCL_low;
355             next_shift_register_write<=shift_register_write(6
downto 0)&sync_pinSDA;
356           end if;
357         when W_wait_SCL_low=>
358           if sync_pinSCL='0' and shifted_bits_counter=7 then
359             next_state_write<=W_wait_ACK_begin;
360
361           elsif sync_pinSCL='0' then
362             next_state_write<=W_wait_SCL_high;
363             next_enable_increment_writen_bits<='1';
364           end if;
365         when W_wait_ACK_begin=>
366           if sync_pinSCL/='0' then
367             next_state_write<=W_wait_ACK_end;
368           end if;
369         when W_wait_ACK_end=>
370           if sync_pinSCL='0' then
371             next_state_write<=W_wait_SCL_high;
372             next_reset_writen_bits<='1';
373             next_new_data_available<='1';
374           end if;
375         when others=>
376           end case;
377       end if;
378     end process;
379     U5: tmr_state generic map(5)
port map(
380       clk =>clk,  enable=>Vcc,nReset=>nreset,
381       D=>next_state_write,
382       Q=>state_write
383     );
384
385     U22: tmr_flipflop port map(
386       clk=>clk, nreset=>nreset, enable=>Vcc,set=>Vcc,
387       D=>next_new_data_available, Q=>new_data_available);
388
389     process(clk,nreset)
390     begin
391       if nreset='0' then
392         --state_write<=W_idle;
393         -- new_data_available<='0';
394         -- enable_increment_writen_bits<='0';
395         -- reset_writen_Bits<='0';

```

```

396         data_out<=(OTHERS=>'0');
397         --shift_register_write<=(others=>'0');
398         sda_write<='1';
399         nRE_write<='0';
400     elsif clk'event and clk='1' then
401         --state_write<=next_state_Write;
402         -- new_data_Available<=next_new_data_available;
403         --shift_Register_write<=next_shift_register_write;
404         -- reset_writen_bits<=next_reset_writen_bits;
405         --
enable_increment_writen_bits<=next_enable_increment_writen_bits;
406         if state_write=W_wait_ACK_end then
407             data_out<=shift_register_write;
408         end if;
409         if state_write=W_wait_ACK_end or state_write=
W_wait_ACK_begin then
410             SDA_write<='0';
411             nRE_write<='1';
412             else SDA_write<='1';nRE_write<='0';
413             end if;
414         end if;
415     end process;
416     --fifo where data to be send is stored
417     U1: TMR_slave_fifo_out PORT MAP (
418         data      => data_in,
419         wrreq     => nPUSH,
420         rdreq     => nRd_fifo,
421         Wclock    => clk,
422         Rclock   => clk,
423         q        => data_to_send,
424         full     => open,
425         empty    => fifo_empty,
426         reset    => nreset_fifo
427     );
428     nPUSH<=not push;
429     --read cycle
430
431     process(state_read, sync_pinSCL, sync_pinSDA, shifted_bits_counter,
enable_read, shift_register_read, data_to_send)
432     begin
433         next_state_read<=state_read;
434         next_nRd_Fifo<='1'; next_reset_read_bits<='0';
next_enable_increment_read_bits<='0';
435         next_shift_register_read<=shift_register_read;
436         if enable_read='0' then
437             next_state_read<=R_idle;
438         else
439             case state_read is
440             when R_idle=>
441                 if enable_read='1' then
442                     next_state_read<=R_read_fifo_request;
443                     next_nrd_fifo<='0';
444                 end if;
445             when R_read_fifo_request=>
446                 next_state_read<=R_read_fifo;
447                 next_reset_read_bits<='1';
448             when R_read_fifo=>
449                 next_state_read<=R_put_bit;
450                 next_shift_register_read<=data_to_send;
451             when R_put_bit=>
452                 if sync_pinSCL/= '0' then
453                     next_shift_register_read<=shift_register_read(6
downto 0)&'0';
454                 next_state_read<=R_wait_SCL_low;
455             end if;

```

```

456         when R_wait_SCL_low=>
457             if sync_pinSCL='0' and shifted_bits_counter/=7 then
458                 next_enable_increment_read_bits<='1';
459                 next_state_read<=R_put_bit;
460             elsif sync_pinSCL='0' then
461                 next_state_read<=R_begin_ACK;
462             end if;
463         when R_begin_ACK=>
464             if sync_pinSCL/= '0' then
465                 next_state_read<=R_end_ACK;
466             end if;
467         when R_end_ACK=>
468             if sync_pinSCL='0' then
469                 next_State_read<=R_read_fifo_request;
470                 next_nrd_fifo<='0';
471                 if sync_pinSDA/= '0' then
472                     next_State_read<=wait_stop_condition;
473                     next_nrd_fifo<='1';
474                 end if;
475             end if;
476         when others=>
477             end case;
478     end if;
479 end process;
480 U6: tmr_state generic map(8)
481 port map(
482     clk =>clk,  enable=>Vcc,nReset=>nreset,
483     D=>next_state_read,
484     Q=>state_read
485 );
486
487 process(clk, nreset)
488 begin
489     if nreset='0' then
490         --state_read<=R_idle;
491         nRd_Fifo<='1';--
492         reset_read_bits<='0';enable_increment_read_bits<='0';
493         --shift_register_read<=(others=>'0');
494         sda_read<='1';
495         nRE_read<='0';
496     elsif clk'event and clk='1' then
497         if fifo_empty='1' then
498             nRd_fifo<='1';
499         else
500             nRd_fifo<=next_nRd_Fifo;
501         end if;
502         -- reset_read_bits<=next_reset_read_bits;enable_increment_read_bits<=next
503         enable_increment_read_bits;
504         --state_read<=next_state_read;
505         -- shift_register_read<=next_shift_register_read;
506         nRE_read<='1';
507         case state_read is
508             when R_idle=> SDA_read<='1';nRE_read<='0';
509             when R_read_fifo_request=>
510             when R_read_fifo=>
511             when R_put_bit=>SDA_read<=shift_register_read(7);
512             when R_wait_SCL_low=>--
513             when R_begin_ACK=>SDA_read<='1';nRE_read<='0';
514             when R_end_ACK=>nRE_read<='0';
515             when wait_stop_condition=>nRE_read<='0';
516             when others=>
517         end case;
518     end if;
519 end process;
520 --shift registers

```

```
519     U11: TMR_reg generic map (8) port map(  
520         clk=>clk, nreset=>nreset, enable=>Vcc,  
521         D=>next_shift_register_read,Q=>shift_register_read  
522     );  
523     U18: TMR_reg generic map (8) port map(  
524         clk=>clk, nreset=>nreset, enable=>Vcc,  
525         D=>next_shift_register_write,Q=>shift_register_write  
526     );  
527     U19: TMR_reg generic map (8) port map(  
528         clk=>clk, nreset=>nreset, enable=>Vcc,  
529         D=>next_shift_register_addr,Q=>shift_register_addr  
530     );  
531  
532  
533     --SDA value  
534     pinSDA<='0' when SDA_addr='0' or SDA_read='0' or SDA_write='0' else  
535     'Z';  
536     --pinSDA<='0' when SDA_addr='0' or SDA_read='0' or SDA_write='0'  
537     else '1' when nRE_a='1' else 'Z';  
538     nRE<=nRE_a;  
539     nRE_a<=nRE_addr or nRE_read or nRE_write or nRE_preread0 or  
540     nRE_preread1 or nRE_preread2;  
541     --prova<='0' when SDA_addr='0' or SDA_read='0' or SDA_write='0' else  
542     '1';  
543     END behav;
```

## **APPENDIX 3: SOFTWARE**

**main.cpp**

```

1: ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
  //
2: // Name:          main.cpp
3: // Purpose:      CBEmu main window
4: // Author:       Albert Comerma
5: // Licence:     wxWindows licence
6: ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
  //
7:
8: // =====
  ====
9: // declarations
10: // =====
  ====
11:
12: // -----
  ----
13: // headers
14: // -----
  ----
15:
16: // For compilers that support precompilation, includes "wx/wx.h".
17: #include "wx/wxprec.h"
18:
19: #ifdef __BORLANDC__
20:     #pragma hdrstop
21: #endif
22:
23: // for all others, include the necessary headers (this file is usually all
  you
24: // need because it includes almost all "standard" wxWindows headers)
25: #ifndef WX_PRECOMP
26:     #include "wx/wx.h"
27: #endif
28:
29: #include <wx/image.h>
30: #include <wx/filename.h>
31: #include <wx/textctrl.h>
32: #include <wx/datettime.h>
33: #include <wx/progdlg.h>
34: #include <wx/stream.h>
35: #include <time.h>
36: #include <windows.h>
37: #include "MinilabCtrl.h"
38: #include "I2C.h"
39: #include "Address_window.h"
40: #include "Channel_window.h"
41: #include "main.h"
42:
43:
44: // -----
  ----
45: // resources
46: // -----
  ----
47:
48: // the application icon (under Windows and OS/2 it is in resources)
49: #if defined(__WXGTK__) || defined(__WXMOTIF__) || defined(__WXMAC__) ||
  defined(__WXMGL__) || defined(__WXX11__)
50:     #include "mondrian.xpm"
51: #endif
52:
53: #ifdef USE_STATIC_BITMAP
54:     #include "green.xpm"
55:     #include "red.xpm"

```

```

56: #endif // USE_STATIC_BITMAP
57:
58: static const int BITMAP_SIZE_X = 32;
59: static const int BITMAP_SIZE_Y = 15;
60:
61: // -----
62: // private classes
63: // -----
64:
65: // Define a new application type, each program should derive a class from
  wxApp
66: class MyApp : public wxApp
67: {
68: public:
69:     // override base class virtuals
70:     // -----
71:
72:     // this one is called on application startup and is a good place for
  the app
73:     // initialization (doing it here and not in the ctor allows to have an
  error
74:     // return: if OnInit() returns false, the application terminates)
75:     virtual bool OnInit();
76: };
77:
78: // Forward declaration
79: class MyFrame;
80:
81: // A custom status bar which contains controls, icons &c
82: class MyStatusBar : public wxStatusBar
83: {
84: public:
85:     MyStatusBar(MyFrame *parent);
86:     virtual ~MyStatusBar();
87:
88:     void UpdateClock();
89:
90:     // event handlers
91:     void OnTimer(wxTimerEvent& event) { UpdateClock(); }
92:     void OnSize(wxSizeEvent& event);
93:     void UpdateTimeoutStatus(const bool isOK);
94:     MyFrame* GetParent() {return m_Parent;}
95:
96: private:
97:     wxBitmap CreateBitmapForButton(bool on = FALSE);
98:
99:     enum
100:    {
101:        Field_Text,
102:        Field_TIMEOUT,
103:        Field_Clock,
104:        Field_Max
105:    };
106:
107:     MyFrame *m_Parent;
108:     wxTimer m_timer;
109:
110: #ifdef USE_STATIC_BITMAP
111:     wxStaticBitmap *m_statbmp;
112: #else
113:     wxBitmapButton *m_statbmp;
114: #endif
115:

```



```

116:     DECLARE_EVENT_TABLE()
117: };
118:
119: // Define a new frame type: this is going to be our main frame
120: class MyFrame : public wxFrame
121: {
122: public:
123:     // ctor(s)
124:     MyFrame(const wxString& title, const wxPoint& pos, const wxSize& size,
125:           long style = wxDEFAULT_FRAME_STYLE);
126:
127:     wxString myAppName;    // This is my application name
128:     wxString myFilename;  // This is my filename
129:     wxTextCtrl *textW;    // Stores the log of commands/responses
130:     wxLogTextCtrl *log;
131:     MyStatusBar *m_statbar;
132:
133:     void OnFileSave(wxCommandEvent& event);
134:
135:     // event handlers (these functions should not be virtual)
136:     void OnQuit(wxCommandEvent& event);
137:     void OnAbout(wxCommandEvent& event);
138:     void OnLicense(wxCommandEvent& event);
139:
140:     //I2C
141:
142:     I2Cctrl I2C;
143:     void OnI2C_POW(wxCommandEvent& event);
144:     void OnI2C_SCL_test(wxCommandEvent& event);
145:     void OnI2C_SDA_test(wxCommandEvent& event);
146:
147:     //Operations
148:     void On_Search(wxCommandEvent& event);
149:     void OnSetAddr(wxCommandEvent& event);
150:     void OnAddrClose();
151:     void OnAskId(wxCommandEvent& event);
152:     void OnSendPU(wxCommandEvent& event);
153:     void OnSendPD(wxCommandEvent& event);
154:     void OnSendPUFIRST(wxCommandEvent& event);
155:
156:     Address_window &GetAddress_window() {return m_Address_window;};
157:     Channel_window &GetChannel_window() {return m_Channel_window;};
158:
159:     //Minilab
160:
161:     MinilabCtrl Minilab;
162:     void OnReadChannels(wxCommandEvent& event);
163:     void OnStartTempTest(wxCommandEvent& event);
164:     void OnFPGAReadChan(wxCommandEvent& event);
165:     void OnFPGAMon(wxCommandEvent& event);
166:     void OnFPGAALL(wxCommandEvent& event);
167:     void OnFPGAReadChanClose();
168:
169: private:
170:
171:     Address_window m_Address_window;    //Child
172:     Channel_window m_Channel_window;
173:
174:     void ShowTimeoutStatus();
175:     wxString GetAboutMessage();
176:
177:     // any class wishing to process wxWindows events must use this macro
178:     DECLARE_EVENT_TABLE()
179: };
180:

```

```

181: // -----
182: // constants
183: // -----
184:
185: // IDs for the controls and the menu commands
186: enum
187: {
188:     // menu items
189:     Minimal_Quit = 1,
190:     wxM_FILESAVE,
191:
192:     //I2C
193:
194:     wxM_I2C_POW,
195:     wxM_I2C_SCLt,
196:     wxM_I2C_SDAt,
197:
198:     //Operations
199:
200:     wxM_SEARCH,
201:     wxM_SET_ADDR,
202:     wxM_ASK_ID,
203:     wxM_SEND_PU,
204:     wxM_SEND_PD,
205:     wxM_SEND_PUF,
206:
207:     //Minilab
208:
209:     wxM_Read_Channels,
210:     wxM_Temp_Test,
211:     wxM_FPGA_Read_Chan,
212:     wxM_FPGA_DUMP,
213:     wxM_FPGA_ALL,
214:     // it is important for the id corresponding to the "About" command to
have
215:     // this standard value as otherwise it won't be handled properly under
Mac
216:     // (where it is special and put into the "Apple" menu)
217:     Minimal_About = wxID_ABOUT,
218:     wxM_License
219: };
220:
221: // -----
222: // event tables and other macros for wxWindows
223: // -----
224:
225: // the event tables connect the wxWindows events with the functions (event
226: // handlers) which process them. It can be also done at run-time, but for
the
227: // simple menu events like this the static method is much simpler.
228: BEGIN_EVENT_TABLE(MyFrame, wxFrame)
229:     EVT_MENU(Minimal_Quit, MyFrame::OnQuit)
230:     EVT_MENU(Minimal_About, MyFrame::OnAbout)
231:     EVT_MENU(wxM_License, MyFrame::OnLicense)
232:     EVT_MENU(wxM_FILESAVE, MyFrame::OnFileSave)
233:
234:     //I2C
235:
236:     EVT_MENU( wxM_I2C_POW, MyFrame::OnI2C_POW)
237:     EVT_MENU( wxM_I2C_SCLt, MyFrame::OnI2C_SCL_test)
238:     EVT_MENU( wxM_I2C_SDAt, MyFrame::OnI2C_SDA_test)

```

```

239:
240:     //Operations
241:
242:     EVT_MENU( wxM_SEARCH, MyFrame::On_Search)
243:     EVT_MENU( wxM_SET_ADDR, MyFrame::OnSetAddr)
244:     EVT_MENU( wxM_ASK_ID, MyFrame::OnAskId)
245:     EVT_MENU( wxM_SEND_PU, MyFrame::OnSendPU)
246:     EVT_MENU( wxM_SEND_PD, MyFrame::OnSendPD)
247:     EVT_MENU( wxM_SEND_PUF, MyFrame::OnSendPUFIRST)
248:
249:     //Minilab
250:
251:     EVT_MENU( wxM_Read_Channels, MyFrame::OnReadChannels)
252:     EVT_MENU( wxM_Temp_Test, MyFrame::OnStartTempTest)
253:     EVT_MENU( wxM_FPGA_Read_Chan, MyFrame::OnFPGAReadChan)
254:     EVT_MENU( wxM_FPGA_DUMP, MyFrame::OnFPGAMon)
255:     EVT_MENU( wxM_FPGA_ALL, MyFrame::OnFPGAALL)
256:
257: END_EVENT_TABLE()
258:
259: BEGIN_EVENT_TABLE(MyStatusBar, wxStatusBar)
260:     EVT_SIZE(MyStatusBar::OnSize)
261:     EVT_TIMER(-1, MyStatusBar::OnTimer)
262: END_EVENT_TABLE()
263:
264: // Create a new application object: this macro will allow wxWindows to
create
265: // the application object during program execution (it's better than using
a
266: // static object for many reasons) and also declares the accessor function
267: // wxGetApp() which will return the reference of the right type (i.e.
MyApp and
268: // not wxApp)
269: IMPLEMENT_APP(MyApp)
270:
271: // =====
====
272: // implementation
273: // =====
====
274:
275:     int address = 85;
276:     bool address_window_opened = false;
277:     bool channel_window_opened = false;
278:
279: // -----
-----
280: // the application class
281: // -----
-----
282:
283: // 'Main program' equivalent: the program execution "starts" here
284: bool MyApp::OnInit()
285: {
286:     // create the main application window
287:     MyFrame *frame = new MyFrame(_T("CBEmu v0.01"),
288:                                 wxPoint(50, 50), wxSize(450, 340));
289:
290:     // and show it (the frames, unlike simple controls, are not shown when
291:     // created initially)
292:     frame->Show(TRUE);
293:
294:     // Set LHCb icon
295:     ::wxInitAllImageHandlers();
296:     wxIcon myIcon ;

```

```

297:     wxFileName fn ( argv[0] );
298:     myIcon.CopyFromBitmap(wxBitmap(wxImage(fn.GetPathWithSep() +
wxT("CBEmu.ico"))));
299:     frame->SetIcon(myIcon);
300:     frame->GetAddress_window().SetIcon(myIcon);
301:     frame->GetChannel_window().SetIcon(myIcon);
302:     SetTopWindow (frame);
303:
304:     // success: wxApp::OnRun() will be called which will enter the main
message
305:     // loop and the application will run. If we returned FALSE here, the
306:     // application would exit immediately.
307:     return TRUE;
308: }
309:
310: // -----
-----
311: // main frame
312: // -----
-----
313:
314: // frame constructor
315: MyFrame::MyFrame(const wxString& title, const wxPoint& pos, const wxSize&
size, long style)
316:     : wxFrame(NULL, -1, title, pos, size, style)
317: {
318:
319:     wxString msg;
320:
321:     myAppName = title;
322:
323:     // set the frame icon
324:     SetIcon(wxICON(mondrian));
325:
326:     // create a child control here
327:     textW = new wxTextCtrl (this, -1, wxEmptyString, wxDefaultPosition,
wxDefaultSize,
328:                             wxTE_MULTILINE|wxTE_READONLY|wxTE_RICH);
329:     log = new wxLogTextCtrl(textW);
330:     log->SetActiveTarget(log);           // Logs to the frame...
331:     log->SetTimestamp(NULL);
332:
333:     wxLogMessage(myAppName.c_str());
334:     wxLogMessage(GetAboutMessage());
335:     I2C.init();
336:
337: #if wxUSE_MENUS
338:     // create a menu bar
339:     wxMenu *menuFile = new wxMenu;
340:
341:     // the "About" item should be in the help menu
342:     wxMenu *helpMenu = new wxMenu;
343:     helpMenu->Append(wxM_License, _T("&Licence\tAlt-L"), _T("Show license
file"));
344:     helpMenu->Append(Minimal_About, _T("&About...\tF1"), _T("Show about
dialog"));
345:
346:     // create a File menu bar
347:
348:     menuFile->Append(wxM_FILESAVE, wxT("&Save log\tAlt-S"), wxT("Saves log
text" ));
349:     menuFile->Append(Minimal_Quit, _T("E&xit\tAlt-X"), _T("Quit this
program"));
350:
351:     // create an I2C menu bar

```

```

352:     wxMenu *menuI2C = new wxMenu;
353:     menuI2C->Append(wxM_I2C_POW, wxT("Power Up"), wxT("Powers Up
transceivers throug LPT") );
354:     menuI2C->Append(wxM_I2C_SCLt, wxT("SCL"), wxT("Test I2C Bus SCL
signal") );
355:     menuI2C->Append(wxM_I2C_SDA, wxT("SDA"), wxT("Test I2C Bus SDA
signal") );
356:
357:     // create an Operations menu bar
358:     wxMenu *menuOperate = new wxMenu;
359:     menuOperate->Append(wxM_SEARCH, wxT("Search for devices"),
wxT("Searches for devices attached to I2C") );
360:     menuOperate->Append(wxM_SET_ADDR, wxT("Set Address"), wxT("Configures
the I2C address to use") );
361:     menuOperate->Append(wxM_ASK_ID, wxT("Get Board ID"), wxT("Returns the
result of asking board's ID string") );
362:     menuOperate->Append(wxM_SEND_PU, wxT("Send Power UP"), wxT("Sends
power up command to device"));
363:     menuOperate->Append(wxM_SEND_PD, wxT("Send Power DOWN"), wxT("Sends
power down command to device"));
364:     menuOperate->Append(wxM_SEND_PUF, wxT("Send Power UP FIRST"),
wxT("Sends power up first output command to device"));
365:
366:     // create a Tests menu bar
367:
368:     wxMenu *menuTests = new wxMenu;
369:     menuTests->Append(wxM_Read_Channels, wxT("Read Minilab"), wxT("Reads
all eight minilab analog channels") );
370:     menuTests->Append(wxM_Temp_Test, wxT("Start Temperature test"),
wxT("Starts a cycle of reading temperature probes every 1 sec") );
371:     menuTests->Append(wxM_FPGA_Read_Chan, wxT("FPGA read Channel"),
wxT("Reads an analog channel through FPGA") );
372:     menuTests->Append(wxM_FPGA_DUMP, wxT("FPGA data Dump"), wxT("Reads
some monitoring data") );
373:     menuTests->Append(wxM_FPGA_ALL, wxT("FPGA Analog channels Dump"),
wxT("Reads all the analog channels voltage") );
374:
375:     // now append the freshly created menu to the menu bar...
376:     wxMenuBar *menuBar = new wxMenuBar();
377:     menuBar->Append(menuFile, _T("&File"));
378:     menuBar->Append(menuI2C, _T("&I2C test"));
379:     menuBar->Append(menuOperate, _T("&Operations"));
380:     menuBar->Append(menuTests, _T("&Tests"));
381:     menuBar->Append(helpMenu, _T("&Help"));
382:
383:     // ... and attach this menu bar to the frame
384:     SetMenuBar(menuBar);
385:
386: #endif // wxUSE_MENUS
387:
388: #if wxUSE_STATUSBAR
389:     // create a status bar just for fun (by default with 1 pane only)
390:     m_statbar = new MyStatusBar(this);
391:     SetStatusBar(m_statbar);
392:     GetStatusBar()->Show();
393:     PositionStatusBar();
394:     msg.Printf(_T("Welcome to %s."), myAppName.c_str());
395:     SetStatusText(msg);
396: #endif // wxUSE_STATUSBAR
397: }
398:
399:
400: // event handlers
401:
402: void MyFrame::OnQuit(wxCommandEvent& WXUNUSED(event))

```

```

403: {
404:     // TRUE is to force the frame to close
405:     Close(TRUE);
406: }
407:
408: void MyFrame::OnAbout(wxCommandEvent& WXUNUSED(event))
409: {
410:     wxString msg;
411:     msg.Printf( _T("(C-) Albert Comerma, 2005, based on Jordi Riera's LPT
Test Beam DAQ.\n"
412:                 "Using Yariv Kaplan's WINIO driver for port access"));
413:
414:     wxMessageBox(msg, _T("About"), wxOK | wxICON_INFORMATION, this);
415: }
416:
417: void MyFrame::OnLicense(wxCommandEvent& WXUNUSED(event))
418: {
419: // System exec to call for notepad file of license
420:     system("notepad GPL.txt");
421: }
422:
423: wxString MyFrame::GetAboutMessage()
424: {
425:     wxString msg;
426:     msg.Printf( _T("(C-) Albert Comerma, 2005, based on Jordi Riera's LPT
Test Beam DAQ.\n"
427:                 "Control Board Emulation Software for LHCb's SPD Low
Voltage Power Supply "
428:                 "Regulators Board developement. "
429:                 "%s comes with ABSOLUTELY NO WARRANTY. "
430:                 "This is free software, and you are welcome to
redistribute it under certain "
431:                 "conditions. Choose 'License' option in 'Help' menu
for details on warranty "
432:                 "and license conditions."), myAppName.c_str());
433:     return msg;
434: }
435:
436: void MyFrame::OnI2C_POW (wxCommandEvent & event)
437: {
438:     I2C.Power_transceivers();
439:     wxLogMessage("INFO> LVDS transceivers powered.");
440: }
441:
442: void MyFrame::OnI2C_SCL_test (wxCommandEvent & event)
443: {
444:     wxLogMessage("INFO> SCL Cycling...");
445:     for(int i=0;i<50000;i++)    I2C.SCL_cycle();
446: }
447:
448: void MyFrame::OnI2C_SDA_test (wxCommandEvent & event)
449: {
450:     wxLogMessage("INFO> SDA Cycling...");
451:     for(int i=0;i<50000;i++)    I2C.SDA_cycle();
452: }
453:
454: void MyFrame::On_Search (wxCommandEvent & event)
455: {
456:     char* data;
457:     char data_byte;
458:     I2C.Power_transceivers();
459:     data=I2C.check_for_boards();
460:     data_byte=*data;
461:     if(!data_byte) wxLogMessage("ERROR> No boards present");
462:     else wxLogMessage("INFO> Found %i boards",data_byte);

```

```

463:     data++;
464:     data_byte=*data;
465:     while(data_byte!='\0')
466:     {
467:         wxLogMessage("INFO> Address: %i",data_byte);
468:         data++;
469:         data_byte=*data;
470:     }
471: }
472:
473: void MyFrame::OnFPGAReadChan (wxCommandEvent & event)
474: {
475:     GetMenuBar()->EnableTop(0, FALSE);
476:     GetMenuBar()->EnableTop(1, FALSE);
477:     GetMenuBar()->EnableTop(2, FALSE);
478:     GetMenuBar()->EnableTop(3, FALSE);
479:     m_Channel_window.Show(TRUE);
480:     channel_window_opened = true;
481: }
482:
483: void MyFrame::OnSetAddr (wxCommandEvent & event)
484: {
485:     GetMenuBar()->EnableTop(0, FALSE);
486:     GetMenuBar()->EnableTop(1, FALSE);
487:     GetMenuBar()->EnableTop(2, FALSE);
488:     GetMenuBar()->EnableTop(3, FALSE);
489:     m_Address_window.Show(TRUE);
490:     address_window_opened = true;
491: }
492:
493: void MyFrame::OnFPGAMon(wxCommandEvent & event)
494: {
495:     unsigned int value=0;
496:     double resolution=1.955034, k=1.25;
497:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,6);
498:     value=I2C.read_10bits(address);
499:     wxLogMessage("-----
-----");
500:     wxLogMessage("    READING FPGA MONITORING DATA FOR ALL CHANNELS...");
501:     wxLogMessage("-----
-----");
502:     wxLogMessage("INFO> START OF DATA DUMP...");
503:     if(value==1023) wxLogMessage("INFO> Current of +1'65A VFE1 Out Of
Range");
504:     else wxLogMessage("INFO> Current of +1'65A VFE1 %.1f mA",
value*resolution*k);
505:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,7);
506:     value=I2C.read_10bits(address);
507:     if(value==1023) wxLogMessage("INFO> Voltage of +1'65A VFE1 Out Of
Range");
508:     else wxLogMessage("INFO> Voltage of +1'65A VFE1 %.1f mV",
value*resolution);
509:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,8);
510:     value=I2C.read_10bits(address);
511:     if(value==1023) wxLogMessage("INFO> Current of +1'65A VFE2 Out Of
Range");
512:     else wxLogMessage("INFO> Current of +1'65A VFE2 %.1f mA",
value*resolution*k);
513:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,9);
514:     value=I2C.read_10bits(address);
515:     if(value==1023) wxLogMessage("INFO> Voltage of +1'65A VFE2 Out Of
Range");
516:     else wxLogMessage("INFO> Voltage of +1'65A VFE2 %.1f mV",
value*resolution);
517:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,10);

```

```

518:     value=I2C.read_10bits(address);
519:     if(value==1023) wxLogMessage("INFO> Current of +1'65A VFE3 Out Of
Range");
520:     else wxLogMessage("INFO> Current of +1'65A VFE3 %.1f mA",
value*resolution*k);
521:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,11);
522:     value=I2C.read_10bits(address);
523:     if(value==1023) wxLogMessage("INFO> Voltage of +1'65A VFE3 Out Of
Range");
524:     else wxLogMessage("INFO> Voltage of +1'65A VFE3 %.1f mV",
value*resolution);
525:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,12);
526:     value=I2C.read_10bits(address);
527:     if(value==1023) wxLogMessage("INFO> Current of +1'65A VFE4 Out Of
Range");
528:     else wxLogMessage("INFO> Current of +1'65A VFE4 %.1f mA",
value*resolution*k);
529:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,13);
530:     value=I2C.read_10bits(address);
531:     if(value==1023) wxLogMessage("INFO> Voltage of +1'65A VFE4 Out Of
Range");
532:     else wxLogMessage("INFO> Voltage of +1'65A VFE4 %.1f mV",
value*resolution);
533:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,14);
534:     value=I2C.read_10bits(address);
535:     if(value==1023) wxLogMessage("INFO> Current of +1'65A VFE5 Out Of
Range");
536:     else wxLogMessage("INFO> Current of +1'65A VFE5 %.1f mA",
value*resolution*k);
537:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,15);
538:     value=I2C.read_10bits(address);
539:     if(value==1023) wxLogMessage("INFO> Voltage of +1'65A VFE5 Out Of
Range");
540:     else wxLogMessage("INFO> Voltage of +1'65A VFE5 %.1f mV",
value*resolution);
541:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,16);
542:     value=I2C.read_10bits(address);
543:     if(value==1023) wxLogMessage("INFO> Current of +1'65A VFE6 Out Of
Range");
544:     else wxLogMessage("INFO> Current of +1'65A VFE6 %.1f mA",
value*resolution*k);
545:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,17);
546:     value=I2C.read_10bits(address);
547:     if(value==1023) wxLogMessage("INFO> Voltage of +1'65A VFE6 Out Of
Range");
548:     else wxLogMessage("INFO> Voltage of +1'65A VFE6 %.1f mV",
value*resolution);
549:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,18);
550:     value=I2C.read_10bits(address);
551:     if(value==1023) wxLogMessage("INFO> Current of +1'65A VFE7 Out Of
Range");
552:     else wxLogMessage("INFO> Current of +1'65A VFE7 %.1f mA",
value*resolution*k);
553:     I2C.write_command_withargs(address,READ_CHAN_COMMAND,19);
554:     value=I2C.read_10bits(address);
555:     if(value==1023) wxLogMessage("INFO> Voltage of +1'65A VFE7 Out Of
Range");
556:     else wxLogMessage("INFO> Voltage of +1'65A VFE7 %.1f mV",
value*resolution);
557:     wxLogMessage("INFO> END OF DATA DUMP...");
558:     wxLogMessage("-----");
559: }
560:
561: void MyFrame::OnFPGAALL(wxCommandEvent & event)

```



```

562: {
563:     unsigned int value=0;
564:     double resolution=1.955034;
565:     wxLogMessage("-----
-----");
566:     wxLogMessage("    READING FPGA MONITORING DATA FOR ALL CHANNELS...");
567:     wxLogMessage("-----
-----");
568:     wxLogMessage("INFO> START OF DATA DUMP...");
569:     for (int i=0; i<48; i++)
570:     {
571:         I2C.write_command_withargs(address,READ_CHAN_COMMAND,i);
572:         value=I2C.read_10bits(address);
573:         if(value==1023) wxLogMessage("INFO> Voltage of Channel %i Out Of
Range",i);
574:         else wxLogMessage("INFO> Voltage of Channel %i = %.1f mV",i,
value*resolution);
575:     }
576:     wxLogMessage("INFO> END OF DATA DUMP...");
577:     wxLogMessage("-----
-----");
578: }
579:
580: void MyFrame::OnFPGAReadChanClose()
581: {
582:     int chan=0,b1=0,b2=0,b3=0,b4=0,b5=0,b6=0,b7=0,b8=0,b9=0,b10=0;
583:     unsigned int value=0;
584:     GetMenuBar()->EnableTop(0, TRUE);
585:     GetMenuBar()->EnableTop(1, TRUE);
586:     GetMenuBar()->EnableTop(2, TRUE);
587:     GetMenuBar()->EnableTop(3, TRUE);
588:     if (channel_window_opened)
589:     {
590:         channel_window_opened = false;
591:         chan = m_Channel_window.Get_Channel();
592:         wxLogMessage("INFO> Reading FPGA analog channel: %i",chan);
593:         m_Channel_window.Show(FALSE);
594:         I2C.write_command_withargs(address,READ_CHAN_COMMAND,chan);
595:         value=I2C.read_10bits(address);
596:         if(value&1) b1=1;
597:         else b1=0;
598:         if(value&2) b2=1;
599:         else b2=0;
600:         if(value&4) b3=1;
601:         else b3=0;
602:         if(value&8) b4=1;
603:         else b4=0;
604:         if(value&16) b5=1;
605:         else b5=0;
606:         if(value&32) b6=1;
607:         else b6=0;
608:         if(value&64) b7=1;
609:         else b7=0;
610:         if(value&128) b8=1;
611:         else b8=0;
612:         if(value&256) b9=1;
613:         else b9=0;
614:         if(value&512) b10=1;
615:         else b10=0;
616:         if(value>1022) wxLogMessage("INFO> Channel Out Of Range");
617:         wxLogMessage("INFO> Channel value read: %i%i%i%i%i%i%i%i%i%i",b10,
b9,b8,b7,b6,b5,b4,b3,b2,b1);
618:     }
619: }
620:

```

```

621: void MyFrame::OnAddrClose()
622: {
623:     GetMenuBar()->EnableTop(0, TRUE);
624:     GetMenuBar()->EnableTop(1, TRUE);
625:     GetMenuBar()->EnableTop(2, TRUE);
626:     GetMenuBar()->EnableTop(3, TRUE);
627:     if (address_window_opened)
628:     {
629:         address_window_opened = false;
630:         address = m_Address_window.Get_Address();
631:         wxLogMessage("INFO> Address: %i",address);
632:         m_Address_window.Show(FALSE);
633:     }
634: }
635:
636: void MyFrame::OnAskId (wxCommandEvent & event)
637: {
638:     char* ID=new char[255];
639:     wxLogMessage("INFO> Ask ID to device %i with response:",address);
640:     ID=I2C.read_string(address,ID_COMMAND);
641:     wxLogMessage("INFO> %s",ID);
642: }
643:
644: void MyFrame::OnSendPU (wxCommandEvent & event)
645: {
646:     bool check;
647:     wxLogMessage("INFO> Sending Power Up to device.");
648:     check=I2C.write_command(address,POWUP);
649:     if(check) wxLogMessage("ERROR> No ack received!");
650: }
651:
652: void MyFrame::OnSendPD (wxCommandEvent & event)
653: {
654:     bool check;
655:     wxLogMessage("INFO> Sending Power Down to device.");
656:     check=I2C.write_command(address,POWDWN);
657:     if(check) wxLogMessage("ERROR> No ack received!");
658: }
659:
660: void MyFrame::OnSendPUFIRST (wxCommandEvent & event)
661: {
662:     bool check;
663:     wxLogMessage("INFO> Sending Power Up First to device.");
664:     check=I2C.write_command(address,POWUPFIRST);
665:     if(check) wxLogMessage("ERROR> No ack received!");
666: }
667:
668: void MyFrame::OnFileSave (wxCommandEvent & event)
669: {
670:     //Respond to menu here
671:     wxFileDialog dialog(this, wxT("Save as"), wxEmptyString, myFilename,
672:         wxT("CBEmu log files (*.cbl)|*.cbl|All files (*.*)|*.*"),
673:         wxSAVE|wxOVERWRITE_PROMPT);
674:
675:     if (dialog.ShowModal() == wxID_OK)
676:     {
677:         myFilename = dialog.GetPath() ;
678:         // code might continue, but delete the WXUNUSED from the lines
        above
679:         textW->SaveFile(myFilename);
680:     }
681: }
682:
683: void MyFrame::OnReadChannels (wxCommandEvent & event)
684: {

```

```

685:     float value_read, temperature;
686:     if(Minilab.MinilabInit())
687:     {
688:         wxLogMessage ("INFO> Minilab found...");
689:         for (int i=0; i<8; i++)
690:         {
691:             value_read=Minilab.GetChannel(i);
692:             temperature=(value_read/0.008)-273;
693:             wxLogMessage ("INFO> Read Temperature probe %i with value %.2f °C",
        i,temperature);
694:             Sleep(100);
695:         }
696:     }
697:     else wxLogMessage("ERROR> Minilab not found...");
698: }
699:
700: void MyFrame::OnStartTempTest (wxCommandEvent & event)
701: {
702:     if(Minilab.MinilabInit())
703:     {
704:         int counter=0;
705:         float chanarray[8];
706:         wxLogMessage ("INFO> Minilab found...");
707:         wxLogMessage ("INFO> Starting 1 sec read of temperature probes...");
708:         wxFileDialog dialog(this, wxT("Save as"), wxEmptyString, myFilename,
709:         wxT("CBEmu data files (*.dat)|All files (*.*)|*.*"),
710:         wxSAVE|wxOVERWRITE_PROMPT);
711:         if (dialog.ShowModal() == wxID_OK)
712:         {
713:             myFilename = dialog.GetPath() ;
714:
715:             // code might continue, but delete the WXUNUSED from
        the lines above
716:         }
717:         wxProgressDialog status("Temperature aquisition in progress...",
        "Aquiring data...", 10, NULL, wxPD_AUTO_HIDE | wxPD_APP_MODAL |
        wxPD_CAN_ABORT);
718:         while(status.Update(counter))
719:         {
720:             Sleep(1000);
721:             for (int i=0; i<8; i++)
722:             {
723:                 chanarray[i]= Minilab.GetChannel(i);
724:                 //wxLogMessage ("INFO> Data read: ch%i %.3f V",i+1,
        chanarray[i]);
725:             }
726:             counter++;
727:             if (counter==10) counter=0;
728:         }
729:         wxLogMessage ("INFO> User Interrupt!");
730:     }
731: }
732:
733: // -----
    ----
734: // MyStatusBar
735: // -----
    ----
736:
737: #ifdef __VISUALC__
738:     // 'this' : used in base member initializer list -- so what??
739:     #pragma warning(disable: 4355)
740: #endif
741:
742: MyStatusBar::MyStatusBar(MyFrame *parent)

```

```

743:         : wxStatusBar(parent, -1), m_timer(this) // , m_checkbox(NULL)
744: {
745:     m_Parent = parent;
746:
747:     static const int widths[Field_Max] = { -1, BITMAP_SIZE_X, 100 };
748:
749:     SetFieldsCount(Field_Max);
750:     SetStatusWidths(Field_Max, widths);
751:
752: #ifdef USE_STATIC_BITMAP
753:     m_statbmp = new wxStaticBitmap(this, -1, wxIcon(green_xpm));
754: #else
755:     m_statbmp = new wxBitmapButton(this, -1, CreateBitmapForButton(TRUE),
756:                                     wxDefaultPosition, wxDefaultSize,
757:                                     wxBU_EXACTFIT);
758: #endif
759:
760:     m_timer.Start(1000);
761:
762:     SetMinHeight(BITMAP_SIZE_Y);
763:
764:     UpdateClock();
765: }
766:
767: #ifdef __VISUALC__
768:     #pragma warning(default: 4355)
769: #endif
770:
771: MyStatusBar::~MyStatusBar()
772: {
773:     if ( m_timer.IsRunning() )
774:     {
775:         m_timer.Stop();
776:     }
777: }
778:
779: wxBitmap MyStatusBar::CreateBitmapForButton(bool on)
780: {
781:     static const int BMP_BUTTON_SIZE_X = 10;
782:     static const int BMP_BUTTON_SIZE_Y = 9;
783:
784:     wxBitmap bitmap(BMP_BUTTON_SIZE_X, BMP_BUTTON_SIZE_Y);
785:     wxMemoryDC dc;
786:     dc.SelectObject(bitmap);
787:     dc.SetBrush(on ? *wxGREEN_BRUSH : *wxRED_BRUSH);
788:     dc.SetBackground(*wxLIGHT_GREY_BRUSH);
789:     dc.Clear();
790:     dc.DrawEllipse(0, 0, BMP_BUTTON_SIZE_X, BMP_BUTTON_SIZE_Y);
791:     dc.SelectObject(wxNullBitmap);
792:
793:     return bitmap;
794: }
795:
796: void MyStatusBar::OnSize(wxSizeEvent& event)
797: {
798:     wxRect rect;
799:     GetFieldRect(Field_TIMEOUT, rect);
800:
801:     wxSize size = m_statbmp->GetSize();
802:
803:     m_statbmp->Move(rect.x + (rect.width - size.x) / 2,
804:                    rect.y + (rect.height - size.y) / 2);
805:
806:     event.Skip();
807: }

```

```

808:
809: void MyStatusBar::UpdateClock()
810: {
811:     // Check if menus should be Re-enabled in parent window
812:     if( !GetParent()->GetAddress_window().IsShown() ) GetParent()-
>OnAddrClose();
813:     if( !GetParent()-> GetChannel_window().IsShown() ) GetParent()-
>OnFPGAReadChanClose();
814:     SetStatusText(wxDateTime::Now().FormatTime(), Field_Clock);
815: }
816:
817: void MyStatusBar::UpdateTimeoutStatus(const bool isOK)
818: {
819: #ifdef USE_STATIC_BITMAP
820:     m_statbmp->SetIcon((isOK? green_xpm: red_xpm));
821: #else
822:     m_statbmp->SetBitmapLabel(CreateBitmapForButton(isOK));
823:     m_statbmp->Refresh();
824: #endif
825: }

```

**main.h**

```
1: //
2: #define ID_COMMAND 0xFA
3: #define POWUP 0xFB
4: #define POWDOWN 0xFC
5: #define POWUPFIRST 0xFD
6: #define READ_CHAN_COMMAND 0xFE
```

**I2C.cpp**



```

1: //Default I2C.cpp
2:
3: // For compilers that support precompilation, includes "wx.h".
4: #include "wx/wxprec.h"
5:
6: #ifdef __BORLANDC__
7: #pragma hdrstop
8: #endif
9:
10: #ifndef WX_PRECOMP
11: #include "wx/wx.h"
12: #endif
13:
14: #include <wx/defs.h>
15: #include <stdio.h>
16: #include "I2C.h"
17: #include "SPPctrl.h"
18:
19: #define CY_SHIFT(a,b,n) a=((a<<b)|(a>>(n-b)))
20:
21:
22: // =====
23: // implementation
24: // =====
25:
26: //Constructor
27: I2Cctrl::I2Cctrl()
28: {
29: }
30:
31: void I2Cctrl::init()
32: {
33:     spp.init();
34: }
35:
36: // -----
37: // Low level access to SPP port using WinIo driver
38: // -----
39:
40: void I2Cctrl::SDA_out()
41: {
42:     spp.outd(0x10|(spp.ind()));
43: }
44:
45: void I2Cctrl::SDA_in()
46: {
47:     spp.outd(0xEF&(spp.ind()));
48: }
49:
50: void I2Cctrl::Power_transceivers()
51: {
52:     spp.outd(0x07|(spp.ind())); //LED1 on, D1 and D2 on
53: }
54:
55: void I2Cctrl::SCL_cycle()
56: {
57:     spp.outd(0x48|(spp.ind())); //SCL = 1, LED2 ON
58:     Sleep(I2C_DELAY);
59:     spp.outd(0xB7&(spp.ind())); //SCL = 0, LED2 Off
60:     Sleep(I2C_DELAY);
61: }

```

```

62:
63: void I2Cctrl::SDA_cycle()
64: {
65:     SDA_out();
66:     spp.outd(0x60|(spp.ind())); //SDA = 1, LED2 ON
67:     Sleep(I2C_DELAY);
68:     spp.outd(0x9F&(spp.ind())); //SDA = 0, LED2 Off
69:     Sleep(I2C_DELAY);
70: }
71:
72: void I2Cctrl::SDA_one()
73: {
74:     spp.outd(0x20|(spp.ind())); //SDA = 1
75: }
76:
77: void I2Cctrl::SDA_zero()
78: {
79:     spp.outd(0xDF&(spp.ind())); //SDA = 0
80: }
81:
82: void I2Cctrl::SCL_one()
83: {
84:     spp.outd(0x08|(spp.ind())); //SCL = 1
85: }
86:
87: void I2Cctrl::SCL_zero()
88: {
89:     spp.outd(0xF7&(spp.ind())); //SCL = 0
90: }
91:
92: void I2Cctrl::start()
93: {
94:     SDA_out();
95:     SDA_one();
96:     SCL_one();
97:     Sleep(I2C_DELAY);
98:     SDA_zero();
99:     Sleep(I2C_DELAY);
100:    SCL_zero();
101:    Sleep(I2C_DELAY);
102: }
103:
104: void I2Cctrl::stop()
105: {
106:     SDA_out();
107:     SDA_zero();
108:     SCL_one();
109:     Sleep(I2C_DELAY);
110:     SDA_one();
111:     Sleep(I2C_DELAY);
112: }
113:
114: void I2Cctrl::ack()
115: {
116:     SDA_out();
117:     SDA_zero();
118:     SCL_one();
119:     Sleep(I2C_DELAY);
120:     SCL_zero();
121:     SDA_one();
122: }
123:
124: void I2Cctrl::nack()
125: {
126:     SDA_out();

```

```

127:     SDA_one();
128:     SCL_one();
129:     Sleep(I2C_DELAY);
130:     SCL_zero();
131: }
132:
133: bool I2Cctrl::check_ack()
134: {
135:     bool error_bit;
136:     SDA_in();
137:     SCL_one();
138:     Sleep(I2C_DELAY);
139:     if(0x40&spp.ins()) error_bit=true;
140:     else error_bit=false;
141:     SCL_zero();
142:     Sleep(I2C_DELAY);
143:     SDA_out();
144:     return error_bit;
145: }
146:
147: // -----
148: // No as low level access to SPP port using WinIo driver
149: // -----
150:
151: bool I2Cctrl::send_byte(byte Value)
152: {
153:     bool error_bit;
154:     CY_SHIFT(Value,1,8);
155:     for(int i=0;i<8; i++)
156:     {
157:         if(Value&0x01) SDA_one();
158:         else SDA_zero();
159:         SCL_one();
160:         Sleep(I2C_DELAY);
161:         SCL_zero();
162:         Sleep(I2C_DELAY);
163:         CY_SHIFT(Value,1,8);
164:     }
165:     error_bit=check_ack();
166:     return error_bit;
167: }
168:
169: char I2Cctrl::receive_byte(void)
170: {
171:     char dada=0;
172:     SDA_in();
173:     for(int i=0;i<8; i++)
174:     {
175:         CY_SHIFT(dada,1,8);
176:         SCL_one();
177:         Sleep(I2C_DELAY/2);
178:         if(0x40&spp.ins()) dada|=0x01;
179:         else dada&=0xFE;
180:         Sleep(I2C_DELAY/2);
181:         SCL_zero();
182:         Sleep(I2C_DELAY);
183:     }
184:     return dada;
185: }
186:
187: char* I2Cctrl::check_for_boards()
188: {
189:     bool ack;

```

```

190:   char* valid_adresses=new char[127];
191:   int count_valid=0;
192:
193:   spp.outd(0x40|(spp.ind()));           //LED2 ON
194:   for(int i=0; i<127; i++)
195:   {
196:       start();
197:       ack=send_byte((i+1)<<1);
198:       if(!ack)                         //Someone responds
199:       {
200:           count_valid++;
201:           valid_adresses[count_valid]=i+1;
202:           stop();
203:       }
204:   }
205:   valid_adresses[0]=count_valid;
206:   valid_adresses[count_valid+1]='\0';
207:   spp.outd(0xBF&(spp.ind()));         //LED2 OFF
208:   return valid_adresses;
209: }
210:
211: bool I2Cctrl::write_command(char address, char data)
212: {
213:     bool ack;
214:     spp.outd(0x40|(spp.ind()));       //LED2 ON
215:     start();
216:     ack=send_byte((address<<1)&0xFE); //Send address, write
217:     if(!ack)  ack=send_byte(data);    //Then send command byte
218:     stop();
219:     spp.outd(0xBF&(spp.ind()));       //LED2 OFF
220:     return ack;
221: }
222:
223: bool I2Cctrl::write_command_withargs(char address, char command, char arg)
224: {
225:     bool ok;
226:     spp.outd(0x40|(spp.ind()));       //LED2 ON
227:     start();
228:     ok=send_byte((address<<1)&0xFE);  //Send address, write
229:     if(!ok)  ok=send_byte(command);  //Then send command byte
230:     if(!ok)  ok=send_byte(arg);      //Then send argument byte
231:     stop();
232:     spp.outd(0xBF&(spp.ind()));       //LED2 OFF
233:     return ok;
234: }
235:
236: unsigned int I2Cctrl::read_10bits(char address)
237: {
238:     bool ok;
239:     unsigned int value;
240:     unsigned char temp1, temp2;
241:     spp.outd(0x40|(spp.ind()));       //LED2 ON
242:     start();
243:     ok=send_byte((address<<1)|0x01);  //Send address, read
244:     temp1 = receive_byte();
245:     ack();
246:     temp2 = receive_byte();
247:     value = (temp1 << 2) | temp2;
248:     nack();
249:     stop();
250:     spp.outd(0xBF&(spp.ind()));       //LED2 OFF
251:     return value;
252:
253: }
254:

```

```

255: char* I2Cctrl::read_string(char address, char command)
256: {
257:     bool ok;
258:     char* data=new char[255];
259:     char dada=1;
260:     int i=0;
261:     spp.outd(0x40|(spp.ind()));           //LED2 ON
262:     start();
263:     ok=send_byte((address<<1)&0xFE);     //Send address, write
264:     if(!ok) ok=send_byte(command);     //Then send command byte
265:     stop();
266:     start();
267:     send_byte((address<<1)|0x01);       //Send address, read
268:     while((dada!=0)&(i<255))
269:     {
270:         dada=receive_byte();
271:         if(dada!=0) ack();
272:         else nack();
273:         data[i]=dada;
274:         // wxLogMessage("INFO> Dada: %c.",dada);
275:         i++;
276:     }
277:     stop();
278:     spp.outd(0xBF&(spp.ind()));         //LED2 OFF
279:     return data;
280: }

```

**I2C.h**

```

1: //Default I2Cctrl.h
2: #ifndef _I2Cctrl_h
3: #define _I2Cctrl_h
4:
5: #include <windows.h>
6: #include <wx/textctrl.h>
7: #include "SPPctrl.h"
8:
9: /* Constants */
10: const byte I2C_DELAY = 0; // milliseconds
11:
12: class I2Cctrl
13: {
14: public:
15:     // ctor(s)
16:     I2Cctrl();
17:     void SCL_cycle();
18:     void SDA_cycle();
19:     void Power_transceivers();
20:     void init();
21:     bool send_byte(byte Value);
22:     char receive_byte();
23:     char* check_for_boards();
24:     bool write_command(char address, char byte);
25:     bool write_command_withargs(char address, char command, char arg);
26:     char* read_string(char address, char command);
27:     unsigned int read_10bits(char address);
28:
29: private:
30:
31:     SPPctrl spp; // SPP parallel port control
32:     void SDA_one();
33:     void SDA_zero();
34:     void SCL_one();
35:     void SCL_zero();
36:     void start();
37:     void stop();
38:     void ack();
39:     void nack();
40:     void SDA_out();
41:     void SDA_in();
42:     bool check_ack();
43:
44:
45: };
46:
47: #endif

```

## **MinilabCtrl.cpp**



```

1: //Default CallibrationCtrl.cpp
2:
3: // For compilers that support precompilation, includes "wx.h".
4: #include "wx/wxprec.h"
5:
6: #ifdef __BORLANDC__
7: #pragma hdrstop
8: #endif
9:
10: #ifndef WX_PRECOMP
11: #include "wx/wx.h"
12: #endif
13:
14: #include <wx/defs.h>
15: #include <wx/progdlg.h>
16: #include <wx/file.h>
17: #include <wx/textfile.h>
18: #include <wx/datettime.h>
19: #include <wx/tokenzr.h>
20: #include "MinilabCtrl.h"
21: #include "cbw.h"
22:
23:
24: //
=====
25: // implementation
26: //
=====
27:
28: #define EOL "\r\n"
29: #define TAB "\t"
30:
31: #define MINILAB_BOARD 0
32:
33: // constructor
34: MinilabCtrl::MinilabCtrl()
35: {
36:
37: }
38:
39: float MinilabCtrl::GetChannel(int channel)
40: {
41:     int    ML_Gain = BIP10VOLTS;
42:     int    ML_BoardNum = MINILAB_BOARD;
43:     WORD   DataValue = 0;
44:     float  EngUnits= 0.0;
45:     // Minilab access
46:     cbAIn(ML_BoardNum, channel, ML_Gain, &DataValue);
47:     cbToEngUnits(ML_BoardNum, ML_Gain, DataValue, &EngUnits);
48:     return (EngUnits);
49: }
50:
51: bool MinilabCtrl::MinilabInit(void)
52: {
53:     // Minilab (ML) variables and settings
54:     float  ML_RevLevel = (float)CURRENTREVNUM;
55:     int    ML_BoardNum =MINILAB_BOARD;
56:
57:     // Internal variables
58:     bool  isOk;
59:
60:     /* ML Declare UL Revision Level */ //Minilab init
61:     cbDeclareRevision(&ML_RevLevel);
62:
63:     /* Initiate error handling

```

```
64:         Parameters:
65:             PRINTALL : all warnings and errors encountered will be printed
66:             STOPALL  : if any error is encountered, the program will stop
67:         */
68:         cbErrHandling (PRINTALL, STOPALL);
69:         if(NOERRORS == cbFlashLED(ML_BoardNum)) isOk=true;
70:         else isOk=false;
71:         return (isOk);
72: }
```

## **MinilabCtrl.h**

```
1:
2: #ifndef _MinilabCtrl_h
3: #define _MinilabCtrl_h
4:
5: class MinilabCtrl
6: {
7: public:
8:     // ctor(s)
9:     MinilabCtrl(void);
10:    float GetChannel(int channel);
11:    bool MinilabInit(void);
12:
13: private:
14:
15: };
16:
17: #endif
18:
```

## **ChannelWindow.cpp**



```

54: BEGIN_EVENT_TABLE(Channel_window, wxFrame)
55:     EVT_BUTTON(wxM_OK, Channel_window::OnQuit)
56:     EVT_CLOSE(Channel_window::OnClose)
57: END_EVENT_TABLE()
58:
59:
60: //
=====
61: // implementation
62: //
=====
63: // constructor
64:
65:     wxTextCtrl *chan;
66:
67: Channel_window::Channel_window(void):
68:     wxFrame(NULL, -1, _T("Analog Channel Selection"),wxDefaultPosition,
wxDefaultSize,wxMINIMIZE_BOX | wxSYSTEM_MENU | wxCAPTION | wxMAXIMIZE_BOX )
69: {
70:     // Main window for channel window
71:     wxSizer *sizerTop = new wxBoxSizer(wxHORIZONTAL);
72:     panel=new wxPanel(this); //background pannel
73:     panel->SetAutoLayout(TRUE);
74:     panel->SetSizer(sizerTop);
75:
76:     wxStaticText *Titoll=new wxStaticText(panel,-1,"New Channel: ");
77:     sizerTop->Add(Titoll, 0, wxALIGN_CENTRE_HORIZONTAL);
78:     chan = new wxTextCtrl(panel, -1, _T("0"),wxDefaultPosition,
wxDefaultSize);
79:     sizerTop->Add(chan,1,wxALL,5);
80:     wxButton *btnOK = new wxButton(panel, wxM_OK, _T("OK"));
81:     sizerTop->Add(btnOK, 1, wxALIGN_CENTRE_HORIZONTAL | wxALL, 5);
82:     sizerTop->SetSizeHints( this );
83: }
84:
85:
86: int Channel_window::Get_Channel()
87:
88: {
89:     wxString ChannelText;
90:     ChannelText = chan->GetValue();
91:     return (atoi((char*)(ChannelText.c_str())));
92: }

```

## **ChannelWindow.h**



```
1: //
2:
3: #include <wx/spinctrl.h>
4: #include <wx/valtext.h>
5:
6: class Channel_window : public wxFrame
7: {
8: public:
9:     //ctor
10:    Channel_window(void);
11:    void OnClose() {Show(FALSE);};
12:    void OnQuit() {Show(FALSE);};
13:    int Get_Channel();
14:
15: private:
16:
17:    wxPanel *panel;
18:    wxStaticBox *box1;
19:    wxButton *btnOK;
20:    //
21:    DECLARE_EVENT_TABLE()
22: };
23:
```

## **AddressWindow.cpp**

```

1: ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2: // Name:          Address_window.cpp
3: //
4: ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
5:
6: //
=====
7: // declarations
8: //
=====
9:
10: // -----
---
11: // headers
12: // -----
---
13:
14: // For compilers that support precompilation, includes "wx/wx.h".
15:
16: #ifdef __BORLANDC__
17:     #pragma hdrstop
18: #endif
19:
20: // for all others, include the necessary headers (this file is usually all
you
21: // need because it includes almost all "standard" wxWindows headers)
22: #ifndef WX_PRECOMP
23:     #include "wx/wx.h"
24: #endif
25:
26: #include <wx/image.h>
27: #include <wx/filename.h>
28: #include <wx/defs.h>
29: #include <wx/file.h>
30: #include <wx/textfile.h>
31: #include <wx/datetime.h>
32:
33: #include "Address_window.h"
34:
35: // -----
---
36: // constants
37: // -----
---
38:
39: // IDs for the controls and the menu commands
40: enum
41: {
42:     //Address control
43:     wxM_ADDRESS,
44:     wxM_OK
45: };
46:
47: // -----
---
48: // event tables and other macros for wxWindows
49: // -----
---
50:
51: // the event tables connect the wxWindows events with the functions (event
52: // handlers) which process them. It can be also done at run-time, but for
the
53: // simple menu events like this the static method is much simpler.

```

```

54: BEGIN_EVENT_TABLE(Address_window, wxFrame)
55:     EVT_BUTTON(wxM_OK, Address_window::OnQuit)
56:     EVT_CLOSE(Address_window::OnClose)
57: END_EVENT_TABLE()
58:
59:
60: //
=====
61: // implementation
62: //
=====
63: // constructor
64:
65:     wxTextCtrl *addr;
66:
67: Address_window::Address_window(void):
68:     wxFrame(NULL, -1, _T("I2C Address Selection"), wxDefaultPosition,
wxDefaultSize, wxMINIMIZE_BOX | wxSYSTEM_MENU | wxCAPTION | wxMAXIMIZE_BOX )
69: {
70:     // Main window for address window
71:     wxSizer *sizerTop = new wxBoxSizer(wxHORIZONTAL);
72:     panel=new wxPanel(this); //background pannel
73:     panel->SetAutoLayout(TRUE);
74:     panel->SetSizer(sizerTop);
75:
76:     wxStaticText *Titoll=new wxStaticText(panel, -1, "New I2C Address: ");
77:     sizerTop->Add(Titoll, 0, wxALIGN_CENTRE_HORIZONTAL);
78:     addr = new wxTextCtrl(panel, -1, _T("0"), wxDefaultPosition,
wxDefaultSize);
79:     sizerTop->Add(addr, 1, wxALL, 5);
80:     wxButton *btnOK = new wxButton(panel, wxM_OK, _T("OK"));
81:     sizerTop->Add(btnOK, 1, wxALIGN_CENTRE_HORIZONTAL | wxALL, 5);
82:     sizerTop->SetSizeHints( this );
83: }
84:
85:
86: int Address_window::Get_Address()
87:
88: {
89:     wxString AddressText;
90:     AddressText = addr->GetValue();
91:     return (atoi((char*)(AddressText.c_str())));
92: }

```

## **AddressWindow.h**

```
1: //
2:
3: #include <wx/spinctrl.h>
4: #include <wx/valtext.h>
5:
6: class Address_window : public wxFrame
7: {
8: public:
9:     //ctor
10:    Address_window(void);
11:    void OnClose() {Show(FALSE);};
12:    void OnQuit() {Show(FALSE);};
13:    int Get_Address();
14:
15: private:
16:
17:    wxPanel *panel;
18:    wxStaticBox *box1;
19:    wxButton *btnOK;
20:    //
21:    DECLARE_EVENT_TABLE()
22: };
23:
```

## **SPPCtrl.cpp**

```

1: //Default SPPctrl.cpp
2:
3: // For compilers that support precompilation, includes "wx.h".
4: #include "wx/wxprec.h"
5:
6: #ifdef __BORLANDC__
7: #pragma hdrstop
8: #endif
9:
10: #ifndef WX_PRECOMP
11: #include "wx/wx.h"
12: #endif
13:
14: #include <wx/defs.h>
15: #include <stdio.h>
16: #include "SPPctrl.h"
17:
18:
19: // =====
    ====
20: // implementation
21: // =====
    ====
22:
23:
24: // constructor
25: SPPctrl::SPPctrl()
26: {
27: }
28:
29: void SPPctrl::init()
30: {
31:     m_myWinIoVersion = _T("WinIo v2.0");
32:     // Check for driver initialization
33:     if( !InitializeWinIo() ) {
34:         wxLogMessage(_T("\n> ERROR: is not installed.));
35:         wxLogMessage(_T("\n> INFO: You may install it from an administrative
account.));
36:         wxLogMessage(_T("\n> INFO: Use 'WinIoDriver /i' command.));
37:         wxLogMessage(_T(".. (key) "));
38:         exit(1);
39:     } else {
40:         wxLogMessage(_T("(C-) Yariv Kaplan 1998-2002 for the %s library."),
m_myWinIoVersion.c_str());
41:         wxLogMessage(_T("WinIo is installed and running...));
42:         InitPortAddress();
43:         SetSPPmode();
44:     }
45: }
46:
47: // -----
    ----
48: // Low level access to EPP port using WinIo driver
49: // -----
    ----
50:
51: byte SPPctrl::inportb(int iPortId) {
52:     DWORD dwValue;
53:     byte bValue;
54:
55:     if( GetPortVal(iPortId, &dwValue, 1) ) bValue = (byte) dwValue;
56:     else bValue = 255;
57:
58:     return bValue;
59: }

```



```

60:
61:
62: void SPPctrl::outportb(int iPortId, byte bValue) {
63:     DWORD dwValue= bValue;
64:
65:     SetPortVal(iPortId, dwValue, 1);
66: }
67:
68: byte SPPctrl::ind(){
69:     DWORD dwValue;
70:     byte bValue;
71:
72:     if( GetPortVal(m_lpt_data, &dwValue, 1) ) bValue = (byte) dwValue;
73:     else bValue = 255;
74:
75:     return bValue;
76: }
77:
78: byte SPPctrl::ins(){
79:     DWORD dwValue;
80:     byte bValue;
81:
82:     if( GetPortVal(m_lpt_status, &dwValue, 1) ) bValue = (byte) dwValue;
83:     else bValue = 255;
84:
85:     return bValue;
86: }
87:
88: void SPPctrl::outd(byte bValue) {
89:
90:     SetPortVal(m_lpt_data, bValue, 1);
91: }
92:
93: void SPPctrl::outs(byte bValue) {
94:
95:     SetPortVal(m_lpt_status, bValue, 1);
96: }
97:
98:
99: void SPPctrl::InitPortAddress() {
100:
101:     unsigned int address;
102:
103:     /* Set port "by hand" */
104:     address=0x0378;
105:     wxLogMessage("Selected port Address: %Xh", address);
106:
107:     /* Updates port address variables */
108:     m_lpt_data      = address;      /* LPT1 Port */
109:     m_lpt_status    = address+1;
110:     m_lpt_control   = address+2;
111: }
112:
113: void SPPctrl::SetSPPmode(void){
114: /* Pre:  Port addresses are ok.
115:    Post: Port controlling registers are initialized.
116:    Port is set in EPP bidirectional mode.
117:    Returns nothing.
118: */
119:     outportb(m_lpt_data,0x00);
120:     for (int i=0; i<5; i++)
121:     {
122:         outportb(m_lpt_data,0x01);
123:         Sleep(100);
124:         outportb(m_lpt_data,0x40);

```

```
125:         Sleep(100);
126:         outportb(m_lpt_data,0x80);
127:         Sleep(100);
128:     }
129:     outportb(m_lpt_data,0x00);
130: }
131:
```

**SPPCtrl.h**

```


1: //Default SPPctrl.h
2: #ifndef _SPPctrl_h
3: #define _SPPctrl_h
4:
5: #include <windows.h>
6: #include <wx/textctrl.h>
7: #include "winio.h"
8:
9:
10: // Bit position definition
11: const byte BIT0 = 0x01;
12: const byte BIT1 = 0x02;
13: const byte BIT2 = 0x04;
14: const byte BIT3 = 0x08;
15: const byte BIT4 = 0x10;
16: const byte BIT5 = 0x20;
17: const byte BIT6 = 0x40;
18: const byte BIT7 = 0x80;
19: const byte ALLONES = 0xFF;
20:
21: /* Constants */
22: const byte M_SPP_DELAY = 100; // 100 miliseconds
23:
24: /* ATENCIO: Aquestes constants dependen del xip real EPP */
25: /* Potser s'han de canviar en altres PC's */
26: #define INIT_m_lpt_data_port 0x00
27: #define INIT_m_lpt_status_port 0x00
28:
29: #ifdef DELL
30: #define INIT_m_lpt_control_port 0x24 /* DELL 0x24, EPP 4008 0x04, Portatil
0x04 */
31: #else
32: #define INIT_m_lpt_control_port 0x04 /* DELL 0x24, EPP 4008 0x04, Portatil
0x04 */
33: #endif
34:
35: #define INIT_m_lpt_ECR_port 0x80 /* Sets EPP mode (if ECR) - Does it
work? */
36: #define INIT_m_lpt_ECR_clear 0x1F
37:
38:
39: class SPPctrl
40: {
41: public:
42: // ctor(s)
43: SPPctrl();
44: void init();
45: byte ind();
46: byte ins();
47: void outd(byte Value);
48: void outs(byte Value);
49:
50: private:
51: wxString m_myWinIoVersion;
52: bool m_timeout;
53: void InitPortAddress();
54: void SetSPPmode(void);
55: byte inportb(int iPortId);
56: void outportb(int iPortId, byte bValue);
57: int m_lpt_status;
58: int m_lpt_control;
59: int m_lpt_data;
60:
61: };
62:

```

```
63: #endif  
64:
```

**APPENDIX 4: AUXILIARY BOARDS  
SCHEMATICS AND PCB's**


# **LOAD BOARD**





Facultat de Física  
 Departament de E.C.M.

Autor:	Albert Comerma	Data: 05/07/05
Fitxer:	LOADr0.SCH	Rev: 1
Format:	Títol:	Ver: 0
A3	Regulators board.	Full 1 de 1











# **COMMUNICATIONS BOARD**



 Universitat de Barcelona		Facultat de Física Departament de E.C.M.	
Autor:	Albert Comerma	Data:	10/01/05
Fitxer:	LPT-I2C.SCH	Rev:	1
Format:	A3	Títol:	Adaptador LPT-I2C
		Ver:	1
		Full 1 de 1 <b>8</b>	

