Please use this identifier to cite or link to this item:
Title: Design and Implementation of an 8-Bit 1-kS/s Successive-Approximation ADC
Author: Martí Farràs, Carles
Director/Tutor: Vilà i Arbonès, Anna Maria
Keywords: Convertidors analògic-digitals
Simulació per ordinador
Treballs de fi de grau
Analog-to-digital converters
Computer simulation
Bachelor's theses
Issue Date: Feb-2021
Abstract: Successive-approximation (SAR) analog-to-digital converters (ADCs) are among the most common and widely used general-purpose ADC architectures for their moderate resolutions and sampling rates. This paper aims to study and understand the conventional SAR ADC by proposing an N-bit architecture with a split capacitor digital-to-analog converter (DAC), and design, simulate, and finally implement a functional 8-bit 1-kS/s 0-5V SAR ADC prototype on a breadboard. The simulations and the tested prototype allow us to analyze the results and notice some of the most relevant advantages and disadvantages of the SAR ADC besides its limitations
Note: Treballs Finals de Grau de Física, Facultat de Física, Universitat de Barcelona, Curs: 2021, Tutora: Anna Maria Vilà Arbonès
Appears in Collections:Treballs Finals de Grau (TFG) - Física

Files in This Item:
File Description SizeFormat 
MARTÍ FARRÀS CARLES_3085516_assignsubmission_file_TFG-marti-farras-carles.pdf7.38 MBAdobe PDFView/Open

This item is licensed under a Creative Commons License Creative Commons