Please use this identifier to cite or link to this item:
http://hdl.handle.net/2445/119321
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Mauricio, J. | - |
dc.contributor.author | Gascón Fora, David | - |
dc.contributor.author | Ciaglia, D. | - |
dc.contributor.author | Gómez, S | - |
dc.contributor.author | Fernández, G. | - |
dc.contributor.author | Sanuy Charles, Andreu | - |
dc.date.accessioned | 2018-01-26T07:57:11Z | - |
dc.date.available | 2018-01-26T07:57:11Z | - |
dc.date.issued | 2016-12-19 | - |
dc.identifier.issn | 1748-0221 | - |
dc.identifier.uri | http://hdl.handle.net/2445/119321 | - |
dc.description.abstract | This paper presents a 4-channel TDC ASIC with the following features: 15-ps LSB (9.34 ps after calibration), 10-ps jitter, < 4-ps time resolution, up to 10 MHz of sustained input rate per channel, 45 mW of power consumption and very low area (910×215 μm2) in a commercial 180 nm technology. The main contribution of this work is the novel design of the clock interpolation circuitry based on a resistive interpolation mesh circuit (patented), a two-dimensional regular structure with very good properties in terms of power consumption, area and low process variability. | - |
dc.format.extent | 11 p. | - |
dc.format.mimetype | application/pdf | - |
dc.language.iso | eng | - |
dc.publisher | Institute of Physics (IOP) | - |
dc.relation.isformatof | Reproducció del document publicat a: https://doi.org/10.1088/1748-0221/11/12/C12047 | - |
dc.relation.ispartof | Journal of Instrumentation, 2016, vol. 11, num. 12, p. 1-9 | - |
dc.relation.uri | https://doi.org/10.1088/1748-0221/11/12/C12047 | - |
dc.rights | cc-by (c) Mauricio, J. et al., 2016 | - |
dc.rights.uri | http://creativecommons.org/licenses/by/3.0/es | - |
dc.source | Articles publicats en revistes (Física Quàntica i Astrofísica) | - |
dc.subject.classification | Disseny de circuits electrònics | - |
dc.subject.classification | Circuits integrats a molt gran escala | - |
dc.subject.other | Electronic circuit design | - |
dc.subject.other | Large scale integration of circuits | - |
dc.title | Matrix: a 15 ps resistive interpolation TDC ASIC based on a novel regular structure | - |
dc.type | info:eu-repo/semantics/article | - |
dc.type | info:eu-repo/semantics/publishedVersion | - |
dc.identifier.idgrec | 666497 | - |
dc.date.updated | 2018-01-26T07:57:11Z | - |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | - |
Appears in Collections: | Articles publicats en revistes (Física Quàntica i Astrofísica) Articles publicats en revistes (Institut de Ciències del Cosmos (ICCUB)) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
666497.pdf | 510.06 kB | Adobe PDF | View/Open |
This item is licensed under a Creative Commons License