Please use this identifier to cite or link to this item: http://hdl.handle.net/2445/210780
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMiribel-Català, Pere Ll. (Pere Lluís)-
dc.contributor.authorGascón Fora, David-
dc.contributor.authorSanuy Charles, Andreu-
dc.date.accessioned2024-04-30T11:40:36Z-
dc.date.available2024-04-30T11:40:36Z-
dc.date.issued2023-
dc.identifier.urihttp://hdl.handle.net/2445/210780-
dc.description.abstractLab 4. Etapes de Guany. Disseny Analògic Integrat. Grau Enginyeria Electrònica de Telecomunicació.ca
dc.format.extent14 p.-
dc.format.mimetypeapplication/pdf-
dc.language.isocatca
dc.rightscc by-nc-nd (c) Miribel-Català, Pere Ll. (Pere Lluís), 2024ca
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/es/*
dc.sourceOMADO (Objectes i MAterials DOcents)-
dc.subject.classificationDisseny de circuits integratscat
dc.titleLab 4. Etapes de guany. Disseny Analògic Integratca
dc.typeinfo:eu-repo/semantics/other-
dc.rights.accessRightsinfo:eu-repo/semantics/openAccess-
Appears in Collections:OMADO (Objectes i MAterials DOcents)

Files in This Item:
File Description SizeFormat 
DAI_L4_GainStage.pdf3.01 MBAdobe PDFView/Open


This item is licensed under a Creative Commons License Creative Commons